


## **High Speed LAN Interface Module**






- Recommended for 10/100, 100 BX, 155 Mb/s applications
  (requiring 1:1 magnetics)
  - Guaranteed to operate with 8 mA DC Bias •
- Complies with or exceeds IEEE 802.3, 10 BT/100 BX Standards •


#### Electrical Parameters @ 25° C

	OCL	Insertion Loss (dB Max.)				Return Loss (dB Min.)					Common Mode Rejection (dB Min.)								Crosstalk (dB Min.)*					
	100 KHz, 0.1 Vrms 8 mA DC Bias				1-32 MHz		32-62 MHz		62-100 MHz		1-50 MHz		50-100 MHz		100-200 MHz		200-300 MHz		300-400 MHz		400-500 MHz		1-100 MHz	
Ī	Cable Side	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	
Ī	350μΗ	-1.0	-1.0	-3.0	-3.0	-20	-20	-17	-17	-12	-12	-60	-55	-55	-50	-50	-45	-45	-40	-40	-35	-35	-30	40

Isolation : 1500 Vrms • Impedance : 100  $\Omega$  • Rise Time : 3.0 nS Max. • \*Between Channels

#### **Schematic**





# 

#### **Dimensions**

		(Inches)	)	(Millimeters)							
Dim.	Min.	Max.	Nom.	Min.	Max.	Nom.					
Α	.880	.900		22.35	22.86						
В	.365	.385		9.27	9.78						
B	.355	.375		9.02	9.52						
D	.700	Typ.		17.78	Тур.						
E	.005	.015		.127	.381						
F	.100	Typ.		2.54	Тур.						
Ğ	.490	.510		12.45	12.95						
H	.016	.022		.406	.559						
	.008	.012		.203	.305						
J	.085	Typ. 8°		2.16	Тур.						
K	0°	é <sup>ċ</sup>		0°	é <sup>ċ</sup>						
L	.025	.045		.635	1.14						
M			.030			.762					
N			.100			2.54					
P			.055			1.40					
Q			.540			13.72					



## **High Speed LAN Interface Module**

### **EPF8007M**

The circuit below is a guideline for interconnecting PCA's EPF8007M with a typical 100 BX PHY chip for 100 Mb/s applications over UTP cable. Further details of system design, such as chip pin-out, etc. should be obtained from the specific chip manufacturer.

Typical insertion loss of the isolation transformer is 0.5dB. This parameter covers the entire spectrum of the encoded signals in 100/155 protocols. Under terminated conditions, to transmit a 2V pk-pk signal across the cable, you must adjust the specific chip preset template control resistors to get at least 2.12V pk-pk across the transmit side input pins.

It is recommended that system designers do not ground the receiver side center tap, via a capacitor. This may worsen EMI, specifically if the secondary "common mode termination" is pulled to chassis ground as shown.


The pulldown resistors on unused pins of the RJ45 connector have been known to suppress unwanted radiation that unused wires pick up from the immediate environment. Their placement and use are to be considered carefully before a design is finalized.

The "common mode termination" load of 75  $\Omega$  shown from the center taps of the secondary may be taken to chassis ground via a suitable cap. This depends upon the user's design, EMI margin, etc.

It is recommended that there be a neat separation of ground planes in the layout. It is generally accepted practice to limit the plane off at least 0.05 inches away from the chip side pins of EPF8007M. There need not be any ground plane beyond this point.

For best results, the PCB designer should design the outgoing traces preferably to be 50  $\Omega$ , balanced and well coupled to achieve minimum radiation from these traces.

### Typical Application Circuit for 100 BX over UTP



Notes: \* Pin-outs shown are for DCE configurations: e.g. Hubs, Repeaters