

512-Kbit (32 K × 16) Static RAM

Features

- Pin- and function-compatible with CY7C1020B
- High speed
 - $\Box t_{AA} = 10 \text{ ns}$
- Low active power
 - \Box I_{CC} = 80 mA @ 10 ns
- Low complementary metal oxide semiconductor (CMOS) standby power
 - \square I_{SB2} = 3 mA
- 2.0 V data retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Independent control of upper and lower bits
- Available in Pb-free 44-pin 400-Mil wide Molded SOJ and 44-pin thin small outline package (TSOP) II packages

Functional Description

The CY7C1020D ^[1] is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected. The input and output pins ($\rm IO_0$ through $\rm IO_{15}$) are placed in a high-impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- BHE and BLE are disabled (BHE, BLE HIGH)
- When the write operation is active (CE LOW, and WE LOW)

Write to the device by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from IO pins $(IO_0$ through $IO_7)$, is written into the location specified on the address pins $(A_0$ through $A_{14})$. If Byte High Enable (\overline{BHE}) is LOW, then data from IO pins $(IO_8$ through $IO_{15})$ is written into the location specified on the address pins $(A_0$ through $A_{14})$.

Reading from the device by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins appears on IO_0 to IO_7 . If Byte High Enable (\overline{BHE}) is LOW, then data from memory appears on IO_8 to IO_{15} . See the "Truth Table" on page 11 for a complete description of read and write modes.

The CY7C1020D device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.



Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.





Contents


Pin Configurations	
Selection Guide	3
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	17



Pin Configurations

Figure 1. 44-pin SOJ/TSOP II pinout (Top View) [2]



Selection Guide

Description	-10 (Industrial)	Unit
Maximum access time	10	ns
Maximum operating current	80	mA
Maximum CMOS standby current	3	mA

Note

^{2.} NC pins are not connected on the die.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature—65 °C to +150 °C Ambient temperature with power applied–55 °C to +125 °C Supply voltage on V_{CC} to Relative GND $^{[3]}$ –0.5 V to +6.0 V

DC input voltage [3]	-0.5 V to V_{CC} + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	Speed
Industrial	–40 °C to +85 °C	$5~V\pm0.5~V$	10 ns

Electrical Characteristics

Over the Operating Range

Downston	Description	Took Conditions		-10 (In	Unit	
Parameter	Description	Test Conditions	rest Conditions			Oilit
V _{OH}	Output HIGH voltage	I _{OH} = -4.0 mA		2.4	-	V
	$I_{OH} = -0.1 \text{ mA}$				3.4 ^[4]	
V _{OL}	Output LOW voltage	I _{OL} = 8.0 mA		_	0.4	V
V _{IH}	Input HIGH voltage			2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW voltage [3]	_	-			V
I _{IX}	Input load current	$GND \le V_I \le V_{CC}$	$GND \le V_{I} \le V_{CC}$			μΑ
I _{OZ}	Output leakage current	GND $\leq V_1 \leq V_{CC}$, output disabled	$GND \le V_1 \le V_{CC}$, output disabled			μΑ
I _{CC}	V _{CC} operating supply current	V_{CC} = Max, I_{OUT} = 0 mA, f = f_{max} = 1/ t_{RC}	100 MHz	_	80	mA
			83 MHz	_	72	mA
			66 MHz	_	58	mA
			40 MHz	_	37	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	Max V_{CC} , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{max}$		-	10	mA
I _{SB2}	Automatic CE Power-Down current – CMOS inputs	$\begin{array}{c} \text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0.3 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3 \text{ V}, \text{ or V}_{\text{IN}} \leq 0.3 \text{ V} \end{array}$	′, f = 0	-	3	mA

Document Number: 38-05463 Rev. *J

V_{IL} (min) = -2.0 V and V_{IH}(max) = V_{CC} + 1 V for pulse durations of less than 5 ns.
 Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5V. If you are interfacing this SRAM with 5V legacy processors that require a minimum V_{IH} of 3.5V, please refer to Application Note AN6081 for technical details and options you may consider.



Capacitance


Parameter [5]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	8	pF
C _{OUT}	Output capacitance		8	pF

Thermal Resistance


Parameter [5]	Description	Test Conditions	SOJ	TSOP II	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	53.91	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		36.75	21.24	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [6]



High-Z characteristics:



Notes

Document Number: 38-05463 Rev. *J

^{5.} Tested initially and after any design or process changes that may affect these parameters.

^{6.} AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V _{CC} for data retention	_	2.0	-	V
I _{CCDR}	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	_	3	mA
t _{CDR} ^[7]	Chip deselect to data retention time	_	0	_	ns
t _R ^[8]	Operation recovery time	_	t _{RC}	-	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



- Notes
 7. Tested initially and after any design or process changes that may affect these parameters.
 8. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 50 \,\mu s$ or stable at $V_{CC(min)} \ge 50 \,\mu s$.



Switching Characteristics

Over the Operating Range

Parameter [9]	Description	-10 (Ind	lustrial)	I I mit
Parameter [9]	Description	Min	Max	Unit
Read Cycle		•		_
t _{power} ^[10]	V _{CC} (typical) to the first access	100	_	μS
t _{RC}	Read cycle time	10	_	ns
t _{AA}	Address to data valid	-	10	ns
t _{OHA}	Data hold from address change	3	_	ns
t _{ACE}	CE LOW to data valid	-	10	ns
t _{DOE}	OE LOW to data valid	-	5	ns
t _{LZOE}	OE LOW to Low Z ^[12]	0		ns
t _{HZOE}	OE HIGH to High Z [11, 12]	_	5	ns
t _{LZCE}	CE LOW to Low Z [12]	3	_	ns
t _{HZCE}	CE HIGH to High Z [11, 12]	_	5	ns
t _{PU} ^[13]	CE LOW to power-up	0	_	ns
t _{PD} ^[13]	CE HIGH to power-down	_	10	ns
t _{DBE}	Byte enable to data valid		5	ns
t _{LZBE}	Byte enable to Low Z	0	_	ns
t _{HZBE}	Byte disable to High Z	_	5	ns
Write Cycle [14	, 15]	-		
t _{WC}	Write cycle time	10	_	ns
t _{SCE}	CE LOW to write end	7	_	ns
t _{AW}	Address set-up to write end	7	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address set-up to write start	0	_	ns
t _{PWE}	WE pulse width	7	_	ns
t _{SD}	Data set-up to write end	6	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{LZWE}	WE HIGH to Low Z [12]	3	_	ns
t _{HZWE}	WE LOW to High Z [11, 12]	_	5	ns
t _{BW}	Byte enable to end of write	7	_	ns

^{9.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

10. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.

11. t_{HZOE}, t_{HZBE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of Figure 2 on page 5. Transition is measured when the outputs enter a high impedance state.


12. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.

This parameter is guaranteed by design and is not tested.
 This parameter is guaranteed by design and is not tested.
 The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a write and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of t_{HZWE} and t_{SD}.




Switching Waveforms

Figure 4. Read Cycle No.1 (Address Transition Controlled) [16, 17]







^{16.} Device is continuously selected. OE, CE, BHE and/or BLE = V_{IL}. 17. WE is HIGH for read cycle.

^{18.} Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.



Switching Waveforms(continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [19, 20]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled) [19, 20]




^{19.} Data IO is high impedance if \overline{OE} or \overline{BHE} and/or \overline{BLE} = V_{IH} .

20. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.



Switching Waveforms(continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [21, 22]



Notes

^{21.} The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of t_{HZWE} and t_{SD.} 22. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Truth Table

CE	OE	WE	BLE	BHE	1O ₀ –IO ₇	IO ₈ -IO ₁₅	Mode	Power
Н	Х	Х	X	X	High Z	High Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data out	Data out	Read – All bits	Active (I _{CC})
			L	Н	Data out	High Z	Read – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data out	Read – Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data in	Data in	Write – All bits	Active (I _{CC})
			L	Н	Data in	High Z	Write – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data in	Write – Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	selected, outputs disabled	Active (I _{CC})




Ordering Information

Speed (ns)			Package Type	Operating Range
10	CY7C1020D-10VXI	51-85082	44-pin SOJ (400 Mils) Pb-free	Industrial
	CY7C1020D-10ZSXI	51-85087	44-pin TSOP (Type II) Pb-free	

Please contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams


Figure 9. 44-pin SOJ (400 Mils) V44.4 Package Outline, 51-85082





Package Diagrams(continued)

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description		
BGA	Ball Grid Array		
CMOS	Complementary Metal Oxide Semiconductor		
FBGA	Fine-Pitch Ball Gird Array		
I/O	Input/Output		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
TTL	Transistor-Transistor Logic		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Title: CY7C1020D, 512-Kbit (32 K × 16) Static RAM Document Number: 38-05463						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	201560	See ECN	SWI	Advance Data sheet for C9 IPP		
*A	233695	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-0216) Pb-free Offering in the 'Ordering Information'		
*B	263769	See ECN	RKF	1) Corrected pin #18 on SOJ/TSOPII Pinout (Page #1) from A ₁₅ to A ₄ 2) Changed IO ₁ - IO ₁₆ to IO ₀ - IO ₁₅ on the Pin-out diagram 3) Added T _{power} Spec in Switching Characteristics Table 4) Added Data Retention Characteristics Table and Waveforms 5) Shaded 'Ordering Information'		
*C	307594	See ECN	RKF	Reduced Speed bins to -10, -12 and -15 ns		
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added I _{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from V _{CC} +2V to V _{CC} +1V in footnote #3		
*E	802877	See ECN	VKN	Changed I_{CC} specs from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz		
*F	3109992	12/14/2010	AJU	Added Ordering Code Definitions. Updated Package Diagrams.		
*G	3219056	04/07/2011	PRAS	Added TOC Added Acronyms and Units of Measure table. Updated Datasheet as per template.		
*H	4033925	06/19/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition "I _{OH} = -0.1mA" for V _{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 4 and referred the same note in maximum value for V _{OH} parameter corresponding to Test Condition "I _{OH} = -0.1mA". Updated Package Diagrams: spec 51-85082 – Changed revision from *C to *E. spec 51-85087 – Changed revision from *C to *E.		
*	4385769	05/21/2014	MEMJ	No technical updates. Completing Sunset Review.		
*J	4576526	11/21/2014	MEMJ	Added related documentation hyperlink in page 1.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2010-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.