Solutions for a Real Time World

Unigen Corp. Flash Media Products

Part Number Family: UGB30SHSXXXX

Issue Date: November 30, 2007

Revision: 1.9

Revision History

Rev. No.	History	Issue Date	Remarks
1.0	Initial Release	May 31, 2007	
1.1	Word edits	July 11, 2007	
1.2	Word edits	August 24, 2007	
1.3	Word edits	September 11, 2007	
1.4	Edits	September 25, 2007	
1.5	Edits	October 3, 2007	
1.6	Update 4.2.12	October 9, 2007	
1.7	Update	November 28, 2007	
1.8	Update	November 29, 2007	
1.9	Update	November 30, 2007	

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

Unigen Corporations disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.

Copyright © Unigen Corporation, 2007

^{*}Third-party brands, names, and trademarks are the property of their respective owners.



Solutions for a Real Time World

Datasheet Unigen Corporation CompactFlash® Card

FEATURES

- CompactFlash, PCMCIA and ATA specification standard
- Compliance:

PCMCIA version 2.1

PC Card ATA version 2.01

- Interface: CompactFlash, PC Card ATA and true ATA/IDE
- Compatible with all PC Card Services and Socket Services.
- Compatible with host ATA disk I/O BIOS, DOS/Windows/Linux file system.
- High Performance Throughput:

Typical Read: 9.0 MB/s

Typical Write: 4.0 MB/s

(Hdbench, USB 2.0 card reader, 2.0 GHz PC, 15MB file; speed subject to change based on system setup)

Available Storage Capacities:

Type I: 32MB, 64MB, 128MB, 256MB, 512MB, 1GB, 2GB, 4GB

- Support for 3.3 Volt and 5Volt Power Supply
- · Access modes:

PC Card Memory Mode

PC Card I/O Mode

True-IDE Mode (supports up to PIO Mode 4, Multiword DMA mode 2)

- Hardware Data Protection
- Firmware Upgradeable
- Auto Sleep Mode
- Power Consumption (3.3V/5.0V).

Active mode (typical): 30 mA/ 35 mA

Sleep mode (typical): 300 uA / 350 uA

· High reliability and long life

Internal ECC (Error Correcting Code) results in high data reliability

World Class wear leveling ensures all Flash is used evenly, resulting in extremely long card life

- Temperature Range: 0 to 70 °C
- Lead-Free Product

PRODUCT DESCRIPTION



Solutions for a Real Time World

Unigen's UGB30SHSXXXX CompactFlash cards are storage devices that use solid-state flash technology as the storage media. This ultrahigh speed, rugged, storage media are ideal for consumer products and variety of embedded and industrial applications. Up to 16GByte cards can be built using a Type I CompactFlash form-factor. With a PC Card adapter, UGB30SHSXXXX CompactFlash cards can be used in any Type II or Type III PCMCIA slot.

ALL UGB30SHSXXXX are configured as CFA cards (based on SLC NAND Flash memory) unless otherwise specified by the customer.

3



Solutions for a Real Time World

Table of Contents:

UNIGEN	CORP. FLASH MEDIA PRODUCTS	1
PART NU	JMBER FAMILY: UGB30SHSXXXX	1
COMPAC	CT FLASH ERR	OR! BOOKMARK NOT DEFINED.
TABLE C	OF CONTENTS:	4
1 GEN	ERAL DESCRIPTION	7
	CK DIAGRAM	7
	ompactFlash Card Setup Parameters	
2.0 C0	mpactriasii Caru Setup rarameters	σ
2.1 EL	LECTRICAL INTERFACE	
2.1.1	CompactFlash Electrical Interface	
2.1.2	Interface Connector	
2.1.3	Connector Pin Assignments	
2.1.4	CompactFlash Signal Definitions	11
3 PRO	DUCT SPECIFICATIONS	14
3.1 En	vironmental and Reliability Characteristics	14
3.2 Da	ta Transfer Rates	14
3.3 Pr	oduct Speed Availability	14
3.4 Ele	ectrical Characteristics	14
3.4.1	Absolute Maximum Ratings	
3.4.2	Input Power	
3.4.3	Recommended Operating Conditions	
3.4.4	Input Leakage Current	
3.4.5	DC Characteristics (Ta = 0 to +60°C, Vcc = $5.0V \pm 10\%$, Vcc	$= 3.3 V \pm 5\%$)
4 BUS	TIMING	16
4.1 At	tribute Memory Access	16
4.1.1	Attribute Memory Read	
4.1.2	Attribute Memory Write	
4.1.3	Common Memory Read	
4.1.4	Common Memory Write	
4.1.5	I/O Memory Read	
4.1.6	I/O Memory Write	
4.1.7	True IDE Read/Write	
4.2 PC	C Card ATA Configuration Registers	30



Solutions	ior a Real Time World	
4.2.1	Configuration Option Register	30
4.2.2	Configuration and Status Register	
4.2.3	Pin Replacement Register	
4.2.4	Socket and Copy Register	
4.2.5	Summary of Host Commands	
4.2.6	Detailed Description of Commands	35
4.2.7	Check Power Mode	
4.2.8	Erase Sectors	
4.2.9	Execute Drive Diagnostic	
4.2.10	Format Track	
4.2.11	Identify Drive	40
4.2.12	Identify Drive Information	40
4.2.13	Idle	42
4.2.14	Idle Immediate	42
4.2.15	Initialize Drive Parameters	43
4.2.16	Read Buffer	44
4.2.17	Read Long Sector	44
4.2.18	Read Multiple	45
4.2.19	Read Sectors	46
4.2.20	Read Verify Sectors	46
4.2.21	Recalibrate	48
4.2.22	Request Sense	49
4.2.23	Seek	50
4.2.24	Set Features	51
4.2.25	Set Multiple	53
4.2.26	Sleep	54
4.2.27	Standby	54
4.2.28	Standby Immediate	55
4.2.29	Translate Sector	56
4.2.30	Wear Leveling	57
4.2.31	Write Buffer	58
4.2.32	Write Long (with and without retry)	59
4.2.33	Write Multiple	60
4.2.34	Write Multiple without Erase	61
4.2.35	Write Sectors (with and without retry)	
4.2.36	Write Sectors without Erase	62
4.2.37	Write Verify	63
4.3 Mu	ulti Word DMA Timing	64



Solu	utions for a Real Time World	
5	PHYSICAL DIMENSIONS	65
5.1	PACKAGE DIMENSIONS	66
6.	PART NUMBER AND ORDERING INFORMATION	67
7.	CONTACT INFORMATION	67




Solutions for a Real Time World

1 GENERAL DESCRIPTION

The Unigen Corporation CompactFlash card contains a Hyperstone Media designed Flash controller, programmable firmware and flash memory module(s). The proprietary space manager architecture in the controller maximizes read/write data rate performance to and from the host and flash memory, eliminating firmware delays during sector read and write operations. The Hyperstone Media Flash controller, combined with tailored firmware, provides complete ATA disk emulation, which ensures complete compatibility with a wide range of operating systems.

2 BLOCK DIAGRAM





Solutions for a Real Time World

2.0 COMPACTFLASH CARD SETUP PARAMETERS

Model Number	Form Factor	Capacity in Bytes	Sectors/ Card	Cylinders	Heads	Sectors/ Track
UGB30SHS0032		31,981,568	62,464	488	4	32
UGB30SHS0064		64,094,208	125,184	978	4	32
UGB30SHS0128		128,188,416	250,368	978	8	32
UGB30SHS0256		261,619,712	510,976	998	16	32
UGB30SHS0512	Tuno I	526,934,016	1,029,168	1021	16	63
UGB30SHS1000	Type I	1,050,771,456	2,052,288	2036	16	63
UGB30SHS2000		2,102,575,104	4,106,592	4074	16	63
UGB30SHS4000		4,206,182,400	8,215,200	8150	16	63
UGB30SHS8000		8,414,945,280	16,435,440	16305	16	63
UGB30SHS16H0		16,494,428,160	32,215,680	31960	16	63

NOTE: To calculate the "Capacity in Bytes", use the following formula:

Capacity in Bytes = Cylinders * Heads * Sectors * 512 bytes per sector.
 Unigen defines 1MBytes = 10⁶ bytes. The capacities of all Unigen CompactFlash cards are in decimal values. Available user capacity may varies

Parameters in the above table are subject to change without advanced notice.



Solutions for a Real Time World

2.1 ELECTRICAL INTERFACE

This section provides information on the Electrical Interface Descriptions, the Bus Timing, PC Card ATA Interface compliant Register set, ATA Task File Register set, and the Host Commands for both CompactFlash cards.

2.1.1 CompactFlash Electrical Interface

UGB30SHSXXXX CompactFlash card is fully compliant with the CompactFlash specifications. This interface standard electrically complies with the PC Card ATA specifications, functioning in the I/O mode, the Memory mode, True IDE mode.

2.1.2 Interface Connector

The Host is connected to the CompactFlash card using a standard 50-pin connector, consisting of two rows of 25 female contacts on 1.27 mm (50 mils) centers. In addition, the CompactFlash card can be used with a PCMCIA Type II passive adaptor, which converts the CompactFlash card to a Type II PCMCIA PC card.

2.1.3 Connector Pin Assignments

Table 3-1 below lists the signal/pin assignments for the CompactFlash card. Active low signals have a "-" prefix.

The superscript¹ after Pin Numbers indicate that the functionality of that pin changes between I/O mode, Memory mode and/or True IDE mode operation.

The following abbreviations are used for signal types: (I) indicates input to CompactFlash; (O) indicates output from CompactFlash; (I/O) indicates a bi-directional signal; (TS) indicates three-state; (OC) indicates open collector.



Solutions for a Real Time World

Table 2-1: 50-pin CompactFlash Connector Pin Assignments and Type

Pin			
No.	Signal	Signal Types	Function
1	GND	DC	Ground
2	HDB3	I/O	Data bit 3
3	HDB4	I/O	Data bit 4
4	HDB5	I/O	Data bit 5
5	HDB6	I/O	Data bit 6
6	HDB7	I/O	Data bit 7
7 ¹	-CE1/-CS0	I	Card Enable 1/Chip Select 0
8	HA10	I	Address bit 10
9 ¹	-OE/-ATA SEL	I	Output Enable/ATA Select
10	HA9	I	Address bit 9
11	HA8	I	Address bit 8
12	HA7	I	Address bit 7
13	VCC	DC in	Supply Voltage
14	HA6	I	Address bit 6
15	HA5	I	Address bit 5
16	HA4	I	Address bit 4
17	HA3	I	Address bit 3
18	HA2	I	Address bit 2
19	HA1	I	Address bit 1
20	HA0	I	Address bit 0
21	HDB0	I	Data bit 0
22	HDB1	I	Data bit 1
23	HDB2	I	Data bit 2
24 ¹	WP/-IOIS16/-IOCS16	0	Write Protect/I/O port is 16-bit
25	-CD2	0	Card Detect 2
26	-CD1	0	Card Detect 1
27	HDB11	I/O	Data bit 11
28	HDB12	I/O	Data bit 12
29	HDB13	I/O	Data bit 13
30	HDB14	I/O	Data bit 14
31	HDB15	I/O	Data bit 15
32 ¹	-CE2/-CS1	I	Card Enable 2/Chip Select 1
33	-VS1	0	Voltage Sense 1
34 ¹	-IOR	I	I/O Read
35¹	-IOW	I	I/O Write
36	-WE I		Write Enable
37 ¹	RDY/-IREQ/HINT	0	Ready/Interrupt Request/Host Interrupt
38	Vcc DC in Supply Voltage		
39¹			Card Select (in True IDE mode)
40	-VS2 O		Voltage Sense 2
41 ¹	RESET/-RESET	I	Host Reset



Solutions for a Real Time World

Table 2-1: 50-pin CompactFlash Connector Pin Assignments and Type

Pin No.	Signal	Signal Types	Function
42 ¹	-WAIT/IORDY	0	Extend Bus Cycle/ I/O Ready
43 ¹	-INPACK/DREQ	0	Input Acknowledge/DMA Request
44 ¹	-REG	I	Register (Attribute Memory) Select
45¹	BVD2/-SPKR /-DASP	I/O	Battery Voltage Detect2/Speaker/Device Active or Slave Present
46¹	BVD1/-STSCHG/-PDIAG	I	Battery Voltage Detect1/ Card Status Change/Passed Diagnostics
47	HDB8	I	Data bit 8
48	HDB9	I	Data bit 9
49	HDB10	I	Data bit 10
50	GND	DC	Ground

2.1.4 CompactFlash Signal Definitions

Table below defines the CompactFlash signals that interface with the Host.

Table 2-2: 50-Pin CompactFlash Connector Signal Definitions

Name	Pin No.	Туре	Description
BVD1/			BATTERY VOLTAGE DETECT 1 : In Memory mode, this output signal is always asserted (high), since a battery is not required with the CompactFlash.
STSCHG PDIAG	46 ¹	I/O	STATUS CHANGED : In I/O mode, this signal is used to indicate a change in RDY/BSY or Write Protect states.
			PASSED DIAGNOSTICS: In True IDE mode this signal is used between two drives to indicate that the drive in Slave mode has passed diagnostics.
D) (D2 (BATTERY VOLTAGE DETECT 2: In Memory mode, this output signal is always asserted (high), since a battery is not used with the CompactFlash.
BVD2/ - SPKR/ - DASP	45 ¹	45¹ I/O	SPEAKER: In I/O mode, this output signal is always de-asserted (low), since the CompactFlash does not support audio functions.
DASI			DEVICE ACTIVE/SLAVE PRESENT: In True IDE mode, this is the Device Active/Slave Present signal.
-CD1 -CD2	26 25	00	CARD DETECT : These outputs are directly connected to ground on the Compact Flash. By sensing these signals, the Host determines that the card is fully inserted into the socket.
-CE1/CS0 - CE2/CS1	7¹ 32¹	II	CARD ENABLE: These inputs select the card and indicate to the CompactFlash whether a byte or word operation is being performedCE2 always accesses the odd byte of the word; CE1 accesses the even or odd byte of the word depending on the status of A0 and -CE2.
,			CHIP SELECT: In True IDE mode, CSO selects the ATA Command Block Registers, while CS1 selects the ATA Control Block Registers.
			CARD SELECT: This signal is not used in the Memory or I/O modes.
-CSEL	39 ¹	I	In True IDE mode, this signal configures the drive as a Master or Slave. If the signal is de-asserted (low), the drive is configured as a Master. If the pin is open, the drive is configured as a slave.



Solutions for a Real Time World

Table 2-2: 50-Pin CompactFlash Connector Signal Definitions

	ible 2-2: 50-Pin CompactFlash Connector Signal Definitions				
Name	Pin No.	Туре	Description		
HA10 HA9 HA8 HA7 HA6 HA5 HA4 HA3 HA2 HA1 HA0	8 10 11 12 14 15 16 17 18 19 20	IIIIII	ADDRESS[10:0]: In I/O and Memory mode, these are the Host Address lines that select the I/O port address registers or the memory mapped port address registers, and the control and status registers. In True IDE mode, only HA[2:0] are used to select the control, status and data register; HA[10:3] are not used in this mode.		
HDB15 HDB14 HDB13 HDB12 HDB11 HDB10 HDB9 HDB8 HDB7 HDB6 HDB5 HDB4 HDB3 HDB2 HDB1 HDB0	31 30 29 28 27 49 48 47 6 5 4 3 2 23 22 21	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	DATA [15:0]: These bi-directional signals carry the data, commands, and status information between the Host and the controller.		
-INPACK/ DREQ	43 ¹	0	INPUT PORT ACKNOWLEDGE: In I/O mode, this input signal is asserted when the card is selected and can respond to an I/O cycle at the address on the address bus. This signal is used by the Host to control the enable of any input data buffer between the card and Host system data bus. This signal is not used in Memory mode. DMA REQUEST: In True IDE mode, this signal is used as the DMA Request signal. This signal is not used in the Memory mode.		
-IOR	34 ¹	I	I/O READ: In I/O mode, and True IDE mode, this input pulse clocks I/O data from the internal controller to the card bus. This signal is not used in Memory mode.		
-IOW	35¹	I	I/O WRITE: In I/O mode, and True IDE mode, this input pulse clocks I/O data from the card bus to the internal controller. This signal is not used in Memory mode.		
-OE/ -ATA SEL	91	I	OUTPUT ENABLE: In I/O and Memory modes his input signal is used to gate Memory Read data from the memory card. In Memory mode it is used to read both data and the CIS and Configuration registers. In I/O mode, this signal is used to read the CIS and Configuration registers only. ATA SELECT: This signal should be grounded to enable True IDE mode.		
RDY/BSY IREQ/HINT	371	0	READY/BUSY: In Memory mode, this input is set high to indicate that the CompactFlash is ready to accept a new data transfer operation. This signal is held low when the card is busy. A pull-up resistor must be provided on the Host memory card socket. During Power Up and at Reset, this signal must be held low, and no access should be made to the CompactFlash until the Power Up or Reset sequence is complete. The only exception is if the CompactFlash is being Powered Up with the RESET signal disconnected or asserted; in this case the RDY/BSY signal is held high (RDY signal). INTERRUPT REQUEST: In I/O mode, this input is strobed low to generate a pulse-mode interrupt or held low for a level-mode interrupt. HOST INTERRUPT: In True IDE mode this is the Interrupt Request to the Host (active high).		



Solutions for a Real Time World

Table 2-2: 50-Pin CompactFlash Connector Signal Definitions

	Pin		lett lash connector signal bermittons		
Name	No.	Туре	Description		
-REG	44 ¹	I	REGISTER (ATTRIBUTE) MEMORY SELECT : In Memory mode, this input signal distinguishes the register (attribute) memory from the common memory. In I/O mode, this signal must be asserted (low) when the I/O address is on the bus.		
			In True IDE mode, this signal is used as the DMA Acknowledge signal.		
RESET/ - RESET	58	I	RESET : The CompactFlash is reset when this signal is set, initializing the control and status registers and aborting any command in progress. In PC card mode, this signal is active high; in True IDE mode, it is active low.		
-WE	36¹	I	WRITE ENABLE: In Memory mode, this input signal is used for strobing Memory Write data into the CompactFlash. In both Memory mode and I/O mode, this signal is used for writing the configuration register, in conjunction with the REG signal.		
			In True IDE mode, this signal is not used and should be connected to Vcc.		
			WRITE PROTECT: In Memory mode this signal is used to reflect the status of the cards write protect switch. At this time the CompactFlash is not configured with a write protect switch.		
WP/ - IOIS16 /- IOCS16	24 ¹	0	I/O PORT IS 16 BITS: In I/O operation, this output selects the 16-bit port. A low signal indicates that a 16-bit port is being addressed or an odd byte only operation can be performed at the addressed port.		
			In True IDE mode, this signal is IOCS16. A low signal indicates that a 16-bit transfer is in progress on the Host bus. This open collector line is only driven on assertion (low).		
-WAIT/	42 ¹		WAIT : In Memory mode, and I/O mode, this output is driven by the CompactFlash to signal the Host to insert a delay before completing a memory or I/O cycle.		
IOCHRDY	42	0	IOCHRDY: In True IDE mode, this is the active high I/O Channel Ready signal where a low signal indicates that the CompactFlash is NOT ready and the Host should extend the cycle for the present command.		
GND	1 50	DC	GROUND: These two pins supply ground for the CompactFlash.		
VCC	13 38	DC in	+ 3.3v or + 5 VOLTS: These pins supply 3.3v or 5 V to the CompactFlash.		
-VS1	33	0	VOLTAGE SENSE 1 : This signal is grounded, so that the CompactFlash CIS can be read at 3.3 volts.		
-VS2	40	0	VOLTAGE SENSE 2: This pin is reserved for a secondary voltage.		
¹ Fun	¹ Functionality of Pin changes between Memory mode, I/O mode, and True IDE mode operation				



Solutions for a Real Time World

3 PRODUCT SPECIFICATIONS

3.1 Environmental and Reliability Characteristics

Shock	2,000 G max. (operating/non-operating)
Vibration	15 G peak to peak max. (operating/non-operating)
Acoustic Noise	0 dB
Humidity	5% to 95%, non-condensing
Altitude	80,000 ft max.
MTBF	1,000,000 power-on hours
Data Reliability	1 in 10 ¹⁴ bits, read
Endurance	>3,000,000 erase/program cycles (see app note)

3.2 DATA TRANSFER RATES

Speed Rate	Sustained Read Speed (Min.)
60X	9.0MB/S
Speed Rate	Sustained Write Speed (Min.)
26X	4.0MB/s

3.3 PRODUCT SPEED AVAILABILITY

The UGB30SHSXXXX CompactFlash cards are available in one choices of speed; 50Xwhere X denotes a sustained write performance of 150Kbytes per second.

3.4 ELECTRICAL CHARACTERISTICS

3.4.1 Absolute Maximum Ratings

Parameters	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-25	+85	°
Input Power	Vcc	-0.3	6.5	٧
Voltage on any pin except Vcc with respect to GND	V	0.5	Vcc+0.5	٧

NOTE: Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Solutions for a Real Time World

3.4.2 Input Power

Voltage	Maximum Average RMS Current	Measurement Method
3.3V ± 5%	75 mA	3.3V at 25°C
5.0V ± 10%	100 mA	5.0V at 25°C

NOTE: Current measurement is accomplished by connecting an amp meter (set to the 2 amp scale range) with a fast current probe with an RC filter in series with the Vcc supply to the CompactFlash card. Current measurements are to be taken while looping on a data transfer command with a sector count of 128. Current consumption values for both read and write commands are not to exceed the Maximum Average RMS Current specified in the above table.

3.4.3 Recommended Operating Conditions

Parameters	Symbol	Min	Max	Unit	Test Condition
Operating Temperature	Та	0	70	°C	
Supply Voltage	Vcc	3.15	3.45	٧	
Supply Voltage	Vcc	4.5	5.5	٧	

3.4.4 Input Leakage Current

Parameters	Туре	Symbol	Min	Max	Unit	Test Condition
Input Leakage Current	IxZ	IL	-10	10	μΑ	Vil = GND; Vih = Vcc
Pull Up Resistor	IxU	RPU1	50k	500k	Ohm	Vcc = 5.0V
Pull Down Resistor	IxD	RPD1	50k	500k	Ohm	Vcc = 5.0V

NOTE: In the table above, x refers to the characteristics described in section 3.5 below. For example, I1U indicates a pull up resistor with a type 1 input characteristic.

Solutions for a Real Time World

3.4.5 DC Characteristics (Ta = 0 to +60°C, Vcc = $5.0V \pm 10\%$, Vcc = $3.3V \pm 5\%$)

Parameters	Symb ol	Min	Max	Unit	Test Condition
Input Low Voltage CMOS	Vil	-	Vcc x 0.3V	٧	
Input High Voltage CMOS	Vih	Vcc x 0.7V	-	٧	
Output Low Voltage CMOS	Vol	GND	GND + 0.4V	٧	Iol = 4mA
Output High Voltage CMOS	Voh	Vcc - 0.8	Vcc	٧	Ioh = -4mA
Read Current	Irc		65	mA	
Write Current	Iwr		65	mA	
Sleep Current	Isc		300	uA	

4 BUS TIMING

This bus timings for Unigen Corporation's UGB30SHSXXXX CompactFlash card supports timing modes 5 & 6 as specified in the CompactFlash Specification 3.0 for timing information, please refer to the CompactFlash Specification.

4.1 ATTRIBUTE MEMORY ACCESS

Unigen Corporation CompactFlash card contains 256 bytes of fully static RAM to be used to hold the Card Information Structure (CIS). This starts at Attribute Memory Address 000H and continues through Attribute Memory Address 1FEH. Only even locations are accessible within attribute memory space. The base address of the card configuration registers is 200h. This SRAM can be read or written by both the Host and the local micro controller.

4.1.1 Attribute Memory Read

Table 4-1: Attribute Memory Read Access

				,							
Mode	- REG	- CE2	- CE 1	A 1 0	А9	AO	-OE	-WE	D15-D8	D7-D0	
Standby mode (no access)	х	1	1	Х	X	X	Х	X	High-Z	High-Z	
CIS Byte Access	0	1	0	0	0	0	0	1	High-Z	Even byte	
Configuration Byte Access	0	1	0	0	1	0	0	1	High-Z	Even byte	
CIS Word Access	0	0	0	0	0	Х	0	1	Not Valid	Even Byte	
Configuration Word Access	0	0	0	0	1	Х	0	1	Not Valid	Even byte	



Solutions for a Real Time World

Table 4-2: Attribute Memory Read Timing

Speed	d Version		30	0ns
Parameters	Symbol	IEEE Symbol	Min	Max
Read Cycle Time	tc(R)	tAVAV	200	
Address Access Time	ta(A)	tAVQV		300
Card Enable Access Time	ta(CE)	tELQV		300
Output Enable Access Time	ta(OE)	tEHQZ		150
Output Disable Time form CE	Tdis(CE)	tEHQZ		100
Output Disable Time from OE	Tdis(OE)	tGHQZ		100
Address Setup Time	tsu(A)	tAVQL	30	
Output Enable Time from CE	ten(CE)	tELQNZ	5	
Output Enabled Time from OE	ten(OE)	tGLQNZ	5	
Data Valid from Address Change	tv(A)	tAXQX	0	

NOTE All times are in nanoseconds. The -CE signal or both the -OE signal and the -WE signal must be de-asserted between consecutive cycle operations.




Figure 4-1: Attribute Memory Read Timing Diagram

17



Solutions for a Real Time World

4.1.2 Attribute Memory Write

Table 4-3: Attribute Memory Write Access

Mode	-REG	-CE2	-CE1	A10	A9	AO	-OE	-WE	D15-D8	D7-D0
Standby mode (no access)	х	1	1	Х	Х	Х	Х	Х	High-Z	High-Z
CIS Byte Access	0	1	0	0	0	0	1	0	Don't Care	Even byte
(Invalid)										
Configuration Byte Access	0	1	0	0	1	0	1	0	Don't Care	Even byte
CIS Word Access (Invalid)	0	0	0	0	0	Х	1	0	Don't Care	Even Byte
Configuration Word Access	0	0	0	0	1	Х	1	0	Don't Care	Even byte

Table 4-4: Attribute Memory Write Timing


Speed Ve	250ns			
Parameters	Symbol	IEEE Symbol	Min	Max
Write Cycle Time	tc(W)	tAVAV	250	
Write Pulse Width	Tw(WE)	tWLWH	150	
Address Setup Time	Tsu(A)	tAVWL	30	
Write Recovery Time	trec(WE)	tWMAX	30	
Data Setup Time for WE	tsu(D-WEH)	tDVWH	80	
Data Hold Time	th(D)	tWMDX	30	

NOTE: All times are in nanoseconds.



Solutions for a Real Time World

Figure 4-2: Attribute Memory Write Timing Diagram



4.1.3 Common Memory Read

Table 4-5: Common Memory Read Access

Mode	-REG	-CE2	-CE1	AO	-OE	-WE	-IORD	-IOWR	D15-D8	D7-D0
Standby mode	Х	1	1	Х	Х	Х	Х	Х	High-Z	High-Z
(no access)										
8/16-bit mode (even byte)	1	1	0	0	0	1	1	1	High-Z	Even byte
8-bit mode (odd byte)	1	1	0	1	0	1	1	1	High-Z	Odd byte
16-bit mode (odd byte only)	1	0	1	0	0	1	1	1	Odd byte	High-Z
16-bit mode (even & odd byte)	1	0	0	0	0	1	1	1	Odd byte	Even byte




Solutions for a Real Time World

Table 4-6: Common Memory Read Timing

) ns) ns) ns		ns	
Parameters	Symbol	IEEE Symbol		Cycle Mode		Cycle Mode		 		Cycle Mode	
	- 7	-	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	
Output Enable Access Time	ta(OE)	tGLQV		125		60		50		45	
Output Disable Time from OE	tdis(OE)	tGHQZ		100		60		50		45	
Address Setup Time	tsu(A)	tAVGL	30		15		10		10		
Address Hold Time	th(A)	tGHAX	20		15		15		10		
CE Setup before OE	tsu(CE)	tELGL	0		0		0		0		
CE Hold following OE	th(CE)	tGHEH	20		15		15		10		
Wait Delay Falling from OE	tv(WT-OE)	tGLWTV		35		35		35		NA¹	
Data Setup for Wait Release	tv(WT)	tQWTH		0		0		0		NA¹	
Wait Width Time ²	tw(WT)	tWTLWTH		350		350		350		NA¹	

¹WAIT is not supported in this mode

Figure 4-3: Common Memory Read Timing Diagram



²The maximum load on –WAIT is 1 LSTTL with 50pF (40pF below 120ns Cycle Time) total load. All times are in nanoseconds. Dout signifies data provided by the UGB30SHSXXXX Card to the system. The –WAIT signal may be ignored if the –OE cycle to cycle time is greater than the Wait Width time. The Max Wait Width time can be determined from the Card Information Structure (CIS).



Solutions for a Real Time World

4.1.4 Common Memory Write

Table 4-7: Common Memory Write Access

Mode	-REG	-CE1	-CE2	AO	-OE	-WE	-IORD	-IOWR	D15-D8	D7-D0
Standby mode	Х	1	1	Х	Х	Х	Х	1	High-Z	High-Z
(no access)										
8/16-bit mode (even byte)	1	0	1	0	1	0	X	1	High-Z	Even byte
8-bit mode (odd byte)	1	0	1	1	1	0	Х	1	High-Z	Odd byte
16-bit mode (odd byte only)	1	1	0	0	1	0	X	1	Odd byte	High-Z
16-bit mode (even & odd byte)	1	0	0	0	1	0	Х	1	Odd byte	Even byte

Table 4-8: Common Memory Write Timing

B	Committee I	IEEE		S Cycle ode		S Cycle ode	100 ns Mo	Cycle de		Cycle de
Parameters	Symbol	Symbol	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
Data Setup before WE	tsu(D-WEH)	tDVWH	80		50		40		30	
Data Hold following WE	th(D)	tWMDX	30		15		10		10	
WE Pulse Width	tw(WE)	tWLWH	150		70		60		55	
Address Setup Time	tsu(A)	tAVWL	30		15		10		10	
CE setup before WE	tsu(CE)	tELWL	0		0		0		0	
Write Recovery Time	trec(WE)	tWMAX	30		15		15		15	
Address Hold Time	th(A)	tGHAX	20		15		15		15	
CE Hold following WE	th(CE)	tGHEH	20		15		15		15	
Wait Delay Falling from WE	tv(WT-WE)	tWLWTV		35		35		35	10	NA¹
WE High from Wait Release	tv(WT)	tWTHWH	0		0		0		NA¹	
Wait Width Time	tw(WT)	tWTLWT H		350		350		350		NA¹

¹WAIT is not supported in this mode

²The maximum load on –WAIT is 1 LSTTL with 50pF (40pF below 120ns Cycle Time) total load. All times are in nanoseconds. Din signifies data provided by the UGB30SHSXXX Card to the system. The –WAIT signal may be ignored if the –OE cycle to cycle time is greater than the Wait Width time. The Max Wait Width time can be determined from the Card Information Structure (CIS).



Solutions for a Real Time World




Figure 4-4: Common Memory Write Timing Diagram

4.1.5 I/O Memory Read

Table 4-9: I/O Memory Read Access

Mode	-REG	-CE2	-CE1	AO	-OE	-WE	-IORD	-IOWR	D15-D8	D7-D0
Standby mode (no access)	Х	1	1	Х	Х	х	Х	Х	High-Z	High-Z
8/16-bit mode (even byte)	0	1	0	0	1	1	0	1	High-Z	Even byte
8-bit mode (odd byte)	0	1	0	1	1	1	0	1	High-Z	Odd byte
16-bit mode (odd byte only)	0	0	1	0	1	1	0	1	Odd byte	High-Z
16-bit mode (even & odd byte)	0	0	0	0	1	1	0	1	Odd byte	Even byte

22



Solutions for a Real Time World

Table 4-10: I/O Memory Read Timing

Parameters	Symbol	IEEE	Mo	s Cycle ode	Mo	Cycle de	Mo	s Cycle ode	Mo	Cycle ode
rai ailletei s	Symbol	Symbol	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
Data Delay after IORD	td(IORD)	Tiglqv		100		50		50		45
Data Hold following IORD	th(IORD)	TIGHQX	0		5		5		5	
IORD Width Time	tw(IORD)	TIGLIGH	165		70		65		55	
Address Setup before IORD	tsuA(IORD)	TAVIGL	70		25		25		15	
Address Hold following IORD	thA(IORD)	TIGHAX	20		10		10		10	
CE Setup before IORD	TsuCE(IORD)	TELIGL	5		5		5		5	
CE Hold following IORD	ThCE(IORD)	TIGHEH	20		10		10		10	
REG Setup before IORD	tsuREG(IORD)	TRGLIGL	5		5		5		5	
REG Hold following IORD	thREG(IORD)	TIGHRGH	0		0		0		0	
INPACK Delay Falling from IORD ³	tdINPACK(IOR D)	tIGLIAL	0	45	0	NA¹	0	NA¹	0	NA¹
INPACK Delay Rising from IORD ³	tdrINPACK(IO RD)	tIGHIAH		45		NA¹		NA¹		NA¹
IOIS16 Delay Falling from Address ³	tdfIOIS16(AD R)	tAVISL		35		NA¹		NA¹		NA¹
IOIS16 Delay Rising from Address ³	tdrIOIS16(AD R)	tAVISH		35		NA¹		NA¹		NA¹
Wait Delay Falling from IORD ³	TdWT(IORD)	tIGLWTL		35		35		35		NA ²
Data Delay from Wait Rising ³	td(WT)	tWTHQV		0		0		0		NA ²
Wait Width Time ³	tw(WT)	tWTLWT H		350		350		350		NA ²

¹-IOIS16 and –INPACK are not supported in this mode.


² WAIT is not supported in this mode

³ The maximum load on –WAIT, -INPACK and –IOIS16 is 1 LSTTL with 50pF (40pF below 120ns Cycle Time) total load. All times are in nanoseconds. Minimum time from –WAIT high to –IORD high is 0ns, but minimum –IORD width shall be met. Dout signifies data provided by the UGB30SHSXXX Card to the system.



Solutions for a Real Time World

Figure 6-5: I/O Memory Read Timing Diagram



4.1.6 I/O Memory Write

Table 4-11: I/O Memory Write Access

Mode	-REG	-CE2	-CE1	AO	-OE	-WE	-IORD	-IOWR	D15-D8	D7-D0
Standby mode (no access)	X	1	1	X	X	X	X	Х	High-Z	High-Z
8/16-bit mode (even byte)	0	1	0	0	1	1	1	0	High-Z	Even byte
8-bit mode (odd byte)	0	1	0	1	1	1	1	0	High-Z	Odd byte
16-bit mode (odd byte only)	0	0	1	0	1	1	1	0	Odd byte	High-Z
16-bit mode (even & odd byte)	0	0	0	0	1	1	1	0	Odd byte	Even byte



Solutions for a Real Time World

Table 4-12: I/O Memory Write Timing

Parameters	Symbol	IEEE		s Cycle ode		S Cycle ode		S Cycle ode	80 ns Mo	Cycle de
Parameters	Symbol	Symbol	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
Data Setup before IOWR	Tsu(IOWR)	tDVIWH	60		20		20		15	
Data Hold following IOWR	Th(IOWR)	tIWHDX	30		10		5		5	
IOWR Width Time	Tw(IOWR)	tIWLIWH	165		70		65		55	
Address Setup before IOWR	tsuA(IOWR)	tAVIWL	70		25		25		15	
Address Hold following IOWR	thA(IOWR)	tIWHAX	20		20		10		10	
CE Setup before IOWR	tsuCE(IOWR)	tELIWL	5		5		5		5	
CE Hold following IOWR	thCE(IOWR)	tIWHEH	20		20		10		10	
REG Setup before IOWR	tsuREG(IOWR)	tRGLIWL	5		5		5		5	
REG Hold following IOWR	thREG(IOWR)	tIWHRGH	0		0		0		0	
IOIS16 Delay Falling from Address	tdfIOIS16(ADR)	tAVISL		35		NA¹		NA¹		NA¹
IOIS16 Delay Rising from Address	tdrIOIS16(ADR)	tAVISH		35		NA¹		NA¹		NA¹
Wait Delay Falling from IOWR	tdWT(IOWR)	tIWLWTL		35		35		35		NA ²
IOWR high from Wait high	TdrIOWR(WT)	tWTJIWH	0		0		0		NA ²	
Wait Width Time	tw(WT)	tWTLWT H		350		350		350		NA ²

¹ -IOIS16 and –INPACK are not supported in this mode.

NOTE: Unigen Corporation's CompactFlash card could run at PIO mode 4 as of ATA-4 specifications timing stated. To take advantage of Unigen Corporation technology in term of performance, we encourage the host designer to configure their system to run at PIO mode 4 timing. Please refer to section 7.3 of ATA-4 specification for additional information on how to achieve the PIO mode 4 timing.

² WAIT is not supported in this mode

³ The maximum load on –WAIT, -INPACK and –IOIS16 is 1 LSTTL with 50pF (40pF below 120ns Cycle Time) total load. All times are in nanoseconds. Minimum time from –WAIT high to –IORD high is 0ns, but minimum –IORD width shall be met. Din signifies data provided by the UGB30SHSXXX Card to the system.

Solutions for a Real Time World

An ► tsuA(IOWR) thA(IOWR) thREG(IOWR) tsuREG(IOWR) -REG tsuCE(IOWR) -CE tw(IOWR) -IOWR tdflOIS16(ADR) tsu(IOWR) **-IOIS16** tw(WT) tdWT(IOWR) -WAIT th(IOWR) tdrIOWR(WT) Din Valid Din

Figure 4-6: I/O Memory Write Timing Diagram

4.1.7 True IDE Read/Write

4.1.7.1 True IDE Read Access

Table 4-13.1: True IDE Read Access

Mode	-CE2	-CE1	A2-A0	-IORD	-IOWR	D15-D8	D7-D0
Invalid mode	0	0	Χ	Х	X	High-Z	High-Z
Standby mode	1	1	Х	Х	Х	High-Z	High-Z
Task file read	1	0	1-7h	0	1	High-Z	Data Out
Data Register read	1	0	0	0	1	Odd byte Out	Even byte Out
Alt Status read	0	1	6h	0	1	High-Z	Data Out

4.1.7.2 True IDE Write Access

Table 4-13.2: True IDF Write Access

10DIC 4-13.2. 11	Table 4-13.2. The TDE Write Access									
Mode	-CE2	-CE1	A2-A0	-IORD	-IOWR	D15-D8	D7-D0			
Invalid mode	0	0	Х	Х	Χ	High-Z	High-Z			
Standby mode	1	1	X	Χ	X	High-Z	High-Z			
Task file write	1	0	1-7h	1	0	X	Data In			
Device Control write	0	1	6h	1	0	x	Data In			
Data Register write	1	0	0h	1	0	Odd Byte In	Even Byte In			

26

Customer Comment Line: (800) 826.0808



Solutions for a Real Time World

Table 4-13.3: True IDE Write Timing

Parameters	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Data Setup before IOWR	tsu(IOWR)	tDVIWH	60	
Data Hold following IOWR	th(IOWR)	tIWHDX	30	
IOWR Width Time	tw(IOWR)	tIWLIWH	165	
Address Setup before IOWR	tsuA(IOWR)	tAVIWL	70	
Address Hold following IOWR	thA(IOWR)	tIWHAX	20	
CE Setup before IOWR	tsuCE(IOWR)	tELIWL	5	
CE Hold following IOWR	thCE(IOWR)	tIWHEH	20	
IOIS16 Delay Falling from Address	tdfIOIS16(ADR)	tAVISL		35
IOIS16 Delay Rising from Address	tdrIOIS16(ADR)	tAVISH		35

Figure 4-7: True IDE Write Timing Diagram




Table 4-13.4: True IDE I/O Read/Write Timing

Parameters	Symbol	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Note
Cycle time (min)	to	600	383	240	180	120	100	80	1
Address Valid to –IOR/IOW setup (min)	T1	70	50	30	30	25	15	10	
-IOR/-IOW (min)	T2	165	125	100	80	70	65	55	1
-IOR/-IOW (min) Register (8- bit)	T2	290	290	290	80	70	65	55	1
-IOR/-IOW recovery time (min)	T2i	-	-	-	70	25	25	20	
-IOW data setup (min)	T3	60	45	30	30	20	20	15	



Solutions for a Real Time World

Table 4-13.4: True IDE I/O Read/Write Timing

Parameters	Symbol	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Note
-IOW data hold (min)	T4	30	20	15	10	10	5	5	
-IOR data setup (min)	T5	50	35	20	20	20	15	10	
-IOR data hold (min)	T6	5	5	5	5	5	5	5	
-IOR data tristate (max)	T6Z	30	30	30	30	30	20	20	2
Address valid to -IOCS16 assertion (max)	T7	90	50	40	N/A	N/A	N/A	N/A	4
Address valid to –IOCS16 released (max)	Т8	60	45	30	N/A	N/A	N/A	N/A	4
-IOR/-IOW to address valid hold	Т9	20	15	10	10	10	10	10	
Read Data Valid to IORDY active (min) (if IORDY initially low after tA)	tRD	0	0	0	0	0	0	0	
IORDY Setup time	tA	35	35	35	35	35	N/A ⁵	N/A ⁵	3
IORDY Pulse Width (max)	tB	1250	1250	1250	1250	1250	N/A ⁵	N/A ⁵	
IORDY assertion to release (max)	tC	5	5	5	5	5	N/A ⁵	N/A ⁵	

Notes:

All timings are in nanoseconds. The maximum load on –IOCS16 is 1LSTTL with 50pF total load. All times are in nanoseconds. Minimum time from IORDY high to –IORD high is 0 nsec, but minimum –IORD width must still be met.

⁽¹⁾ to is the minimum total cycle time, t2 is the minimum command active time, and t2i is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of t0, t2, and t2i shall be met. The minimum total cycle a time requirement is greater than the sum of t2 and t2i. This means a host implementation can lengthen either or both t2 or t2i to ensure that t0 is equal to or greater than the value reported in the device's identify drive data. A CF Card implementation shall support any legal host implementation.

⁽²⁾ This parameter specifies the time from the negation edge of -IORD to the time that the CF Card (tri-state) no longer drives the data bus.

⁽³⁾ The delay from the activation of –IORD or –IOWR until the state of IORDY is first sampled. If IORDY is inactive then the host shall wait until IORDY is active before the PIO cycle can be completed. If the CF Card is not driving IORDY negated at the tA after the activation of IOR or –IOW, then t5 shall be met and tRD is not applicable. If the CF Card is driving IORDY negated at the time tA after the activation of –IOR or –IOW, then tRD shall be met and t5 is not applicable.

⁽⁴⁾ t7 and t8 apply only to modes 0, 1, and 2. For other modes, this signal is not valid.



Solutions for a Real Time World




Figure 4-8: True IDE Read/Write Timing Diagram

Notes:

ALL WAVEFORMS IN THE DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH. NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

Customer Comment Line: (800) 826.0808

29

⁽¹⁾ Device Address consists of signals –CS0, -CS1 and DA(2:0)

⁽²⁾ Data consists of DD(16:0) (16-bit) or DD(7:0) (8-bit)

^{(3) –}IOCS16 shown for PIO modes 0, 1, and 2. For other modes, this signal is not valid

⁽⁴⁾ The negation of IORDY by the device is used to extend the PIO cycle. The determination of whether the cycle is to be extended is made by the host after tA from the assertion of –IOR or –IOW. The assertion and negation of IORDY are described in the following three cases:

⁽⁴⁻¹⁾ Device never negates IORDY: no wait is generated.

⁽⁴⁻²⁾ Device starts to drive IORDY low before tA, but causes IORDY to be asserted before tA: no wait generated.

⁽⁴⁻³⁾ Device drives IORDY low before tA: wait generated. The cycle completes after IORDY is reasserted. For cycles where a wait is generated and –IR is asserted, the device shall place read data on DD(15:0) for tRD before causing IORDY to be asserted.



Solutions for a Real Time World

4.0 HOST INTERFACE AND REGISTERS

This section provides the Host interface and registers for Unigen Corporation's CompactFlash card.

Unigen Corporation's CompactFlash card supports two Host modes:

- PC Card ATA Mode
- True IDE Mode

The CompactFlash card automatically senses its environment and configures itself on power-up to either the PC Card ATA Mode or the True IDE Mode. The local processor can override the configuration. In both the PC Card ATA Mode and the True IDE Modes the CompactFlash is electrically compliant with the CompactFlash specifications.

4.2 PC CARD ATA CONFIGURATION REGISTERS

The Card Configuration Registers described in the following sections are addressable by the Host.

4.2.1 Configuration Option Register

Attribute Memory Address 200H (Read/Write)

The Configuration Option register is used by the Host System to configure the CompactFlash card and to issue soft resets to the CompactFlash. This register is reset at system Power On and by the HRESET signal (after the CompactFlash is configured in PC Card ATA or True IDE extension mode).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SRESET	LevIREQ		Configuration Index. See Decode Table below						
Bit 7	R/W	reset condition this bit stays se	Soft Reset: When this bit is set to a logic one, the Host Interface is in the reset state. This reset condition is the same as a hardware or power-on reset state with the exception that this bit stays set. This software reset condition is removed when this bit is reset to a logic zero. Following a power-on or hardware reset this bit is cleared.						
Bit 6	R/W	this bit is one. A pulsed-mode line. The pulse A level-mode ir	Level Mode/Pulsed Mode Interrupt Request: Level Mode Interrupts are selected when this bit is one. Pulse Mode Interrupts are selected when this bit is zero. A pulsed-mode interrupt is asserted by placing an active-going (low) pulse on the interrupt ine. The pulse width is at least 0.5 microseconds. A level-mode interrupt is asserted by placing the interrupt line in an active (low) state until the interrupt has been serviced by the system. The interrupt is driven in the inactive state.						
Bits 5:0	R/W	initialized after the controller in load a non-null index points to field switch the Bits 1:0 of this	a power-on, he a mode to ac value into this the I/O config CompactFlash register are us ovides the Ho	ardware or so ccept attribute s register after juration this Ho n from Commo sed to directly st with immedi	tware reset to a memory access scanning and p ost system requi n Memory mode decode the add	a field of six zer es only. The Ho arsing the tuploires. Certain no e to I/O mode. ressing option of	These 6-bits are roes. This places ost system should es in the CIS. This nzero values in this chosen by the Host h Task File after		

	Configuration Index Decode Table								
Bit 1	Bit 0	Selected Decode Mode	See Table						
0	0	Common Memory Linear Address AT Decode	Table 7-1						
0	1	I/O Independent Linear Address AT Decode	Table 7-1						
1	0	I/O Standard Primary AT Decode	Table 7-1						

30



Solutions for a Real Time World

	Configuration Index Decode Table								
Bit 1									
1	1	I/O Standard Secondary AT Decode	Table 7-1						

Table 7-1: Common Memory Linear Address AT Decode: Configuration Index

Register-Enable Address				e Address	Register(s) Enabled when - OE=0 (Read)	Register(s) Enabled when - WE=0 (Write)	
-CE1	-CE2	-REG	A10	A9-A4	A3-A0		
0	0	1	0	Don't Care	000X	16-bit Data (D15:D0)	16-bit Data (D15:D0)
0	1	1	0	Don't Care	0H	Even/Odd Data (D7:D0)	Even/Odd Data (D7:D0)
1	0	1	0	Don't Care	000X	Error register (D15:D8)	Features (D15-:D8)
0	1	1	0	Don't Care	1H	Error register (D7:D0)	Features (D7:D0)
0	0	1	0	Don't Care	001X	Sector Count (D7:D0) Sector Number (D15:D8)	Sector Count (D7:D0) Sector Number (D15:D8)
0	1	1	0	Don't Care	2H	Sector Count (D7:D0)	Sector Count (D7:D0)
0	1	1	0	Don't Care	3H	Sector Number (D7:D0)	Sector Number (D7:D0)
1	0	1	0	Don't Care	3H	Sector Number (D15:D8)	Sector Number (D15:D8)
						Cylinder Low (D7:D0)	Cylinder Low (D7:D0)
0	0	1	0	Don't Care	010X	Cylinder High (D15:D8)	Cylinder High (D15:D8)
0	1	1	0	Don't Care	4H	Cylinder Low (D7:D0)	Cylinder Low (D7:D0)
0	1	1	0	Don't Care	5H	Cylinder High (D7:D0)	Cylinder High (D7:D0)
1	0	1	0	Don't Care	5H	Cylinder High (D15:D8)	Cylinder High (D15:D8)
0	0	1	0	Don't Care	011X	Drive/Head (D7:D0)	Drive/Head (D7:D0)
						Status (D15:D8)	Command (D15:D8)
0	1	1	0	Don't Care	6H	Drive/Head (D7:D0)	Drive/Head (D7:D0)
0	1	1	0	Don't Care	7H	Status (D7:D0)	Command (D7:D0)
1	0	1	0	Don't Care	7H	Status (D15:D8)	Command (D15:D7)
0	0	1	0	Don't Care	100X	Duplicate Data (D15:D0)	Duplicate Data (D15:D0)
0	1	1	0	Don't Care	8H	Duplicate Even Data (D7:D0)	Duplicate Even Data (D7:D0)
1	0	1	0	Don't Care	9H	Duplicate Odd Data (D15:D8)	Duplicate Odd Data (D15:D8)
0	1	1	0	Don't Care	9H	Duplicate Odd Data (D7:D0)	Duplicate Odd Data (D7:D0)
0	0	1	0	Don't Care	110X	Undefined (D7:D0) Duplicate Error (D15:D8)	Undefined (D7:D0) Duplicate Error (D15:D8)
0	1	1	0	Don't Care	DH	Duplicate Error (D7:D0)	Duplicate Feature (D7:D0)
0	0	1	0	Don't Care	111X	Alternate Status (D7:D0) Drive Address (D15:D8)	Device Control (D7:D0) Undefined (D15:D8)
0	1	1	0	Don't Care	EH	Alternate Status (D7:D0)	Device Control (D7:D0)
0	1	1	0	Don't Care	FH	Drive Address (D7:D0)	Not Used
1	0	1	0	Don't Care	FH	Drive Address (D7:D0) Drive Address (D15:D8)	Not Used
0	0	1	1	Don't Care	Don't Care	16-bit Data (D15:D0)	16-bit Data (D15:D0)
0	1	1	1	Don't Care	XXX0	Even Data (D7:D0)	Even Data (D7:D0)
0	1	1		Don't Care	XXX1	Odd Data (D7:D0)	Odd Data (D7:D0)
U	1	1	1	Don't Care	VVVI	Oud Data (D7:D0)	טעע טאנא (טוידטט)



Solutions for a Real Time World

Table 7-1: Common Memory Linear Address AT Decode: Configuration Index

Register-Enable Address						Register(s) Enabled when - OE=0 (Read)	Register(s) Enabled when - WE=0 (Write)
-CE1	-CE2	-REG	A10	A9-A4	A3-A0		
1	0	1	1	Don't Care	XXX0	Odd Data (D15:D8)	Odd Data (D15:D8)
1	0	1	1	Don't Care	XXX1	Odd Data (D15:D8)	Odd Data (D15:D8)

4.2.2 Configuration and Status Register

Attribute Memory Address 202H (Read/Write)

The configuration and status register is implemented in the CompactFlash to ensure that the Host interface has all status available to it on signal pins or bits in this register.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Changed	SigChg	I/Ois8	Rsvd 0	Audio	PwrDwn	Intr	Rsvd 0			
Bit 7	R		Changed: This bit indicates that one or more of the Pin Replacement register bits CRdy/-Bsy (Register 204H, bit 5) or CWProt (Register 204H, bit 4) is set to one.							
Bit 6	R/W	Changed sign change sign	Signal Changed Enable: This bit is set and reset by the Host to control the Signal Changed signal output (bit 7 above and -STSCHG, Pin 46 in the I/O mode). If no state change signal is required, this bit should be set to 0 and -STSCHG signal will be held high in the I/O mode.							
Bit 5	R/W	using an 8-	I/O is 8: This bit is used to tell a memory card that the system only accesses data using an 8-bit data path. The control for an 8-bit data access is built into the ATA command set, and still must be used.							
Bit 4	_	Reserved: T left as a zer	•	state of this bit	is a zero. This bit	is not used ar	nd should be			
Bit 3	R/W	PCMCIA Au	dio pin. When	bit 3 is set, this	ne output of the D s signal is enabled pin is held at high	. When bit 3 is				
			e Compact Car not support au	,	e bit is always set	to 0, since the	e Compact			
Bit 2	R/W	storage, the	Power Down: This bit is used to tell a drive card to enter a Power Down mode. For storage, the Storage-Specific Power Down modes are also controlled through the ATA command set.							
Bit 1	R				status of the Host the Device Contro		al pin. If			
Bit 0	_	Reserved: 7	his bit is rese	rved. This bit m	ust be set to 0 wh	nen this registe	er is written.			

4.2.3 Pin Replacement Register

Attribute Memory Address 204H (Read/Write)

The Pin Replacement register provides status for signals on the PC Card ATA interface that are used in Memory access mode but assume a different meaning or use in I/O mode. The register may be read and written; however, when written, the lower four bits act as a mask for changing the corresponding upper four bits.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESE	RVED	CRdy/Bsy	CWProt	RESE	ERVED	Rdy	WProt



Solutions for a Real Time World

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Bits 7:6	-	written. In th	Reserved: These bits are reserved. These bits must be set to 0 when this register is written. In the Release 2.0 PCMCIA specification, these bits are the change notification for battery voltage.						
Bit 5	R/W		Changed Rdy/—Bsy: This bit is set to one when the Rdy bit (bit 1 below) changes state. The Host must clear this bit.						
Bit 4	R/W	•	Changed Write Protect State: This bit is set to one when the RWProt bit (bit 0) changes state. The Host must clear this bit.						
Bits 3:2	_	written. In th	Reserved: These bits are reserved. These bits must be set to 0 when this register is written. In the Release 2.0 PCMCIA specification, these bits provide the battery voltage status.						
Bit 1	R/W	be used to de function in th	Rdy/-Bsy: This bit reflects the real time status of the Rdy/—Bsy signal. This bit may be used to determine the state of the Rdy/—Bsy signal when the pin has the Interrupt function in the PC Card ATA I/O mode. When written, this bit acts as a mask or enable to allow the corresponding bit, Changed Rdy/-Bsy to be written.						
Bit 0	R	be used to de function in th	etermine the s e PC Card ATA ow the corresp	tate of the W _I A I/O mode. V	orot signal whe When written, th	the WProt signant the pin has the pin has the pin has the pin has a second be written. The pin has be written. The pin has be written.	e IOis16 mask or		

4.2.4 Socket and Copy Register

Attribute Memory Address 206H (Read/Write)

This Read-Write register may be used by the Host System to implement a substitute for the True IDE Master/Slave functionality. This register, if used, must be written by the system before the CompactFlash's Configuration Option register (Attribute Memory Address 200H).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
RSVD	Copy Number				Socket Number					
Bit 7	_		This bit is reserved for future PCMCIA standardization. This bit must be set to 0 when this byte is written.							
Bits 6-4	R/W	than one cop MAX twin can This feature	Copy Number: Flash Drive's which indicate in their CIS that they support more than one copy of identically configured drive-cards, should have a copy number (0 to MAX twin cards, MAX = n-1, for the ATA protocol, n = 2) written back to this field. This feature can be used to emulate ATA Master/Slave functionality. Only 0 or 1 should be loaded into this field.							
Bits 3-0	R/W	Socket Number: This field indicates to the CompactFlash that it is located in the nth socket. The first socket is numbered 0.								

33



Solutions for a Real Time World

4.2.5 Summary of Host Commands

Table 7-3: Summary of Host Commands Supported

Command	ATA Specification Type1,2	Command Code
Check Power Mode	0	98h E5h
Erase Sectors	V	C0h
Execute Drive Diagnostic	М	90h
Format Track	М	50h
Identify Drive	0	ECh
Idle	0	97h E3h
Idle Immediate	0	95h E1h
Initialize Drive Parameters	М	91h
Read Buffer	0	E4h
Read Long Sector	М	22h 23h
Read Multiple	0	C4h
Read Sectors	М	20h 21h
Read Verify Sectors	М	40h 41h
Recalibrate	М	1xh
Request Sense	V	03
Seek	М	7xh
Set Features	0	EFh
Set Multiple Mode	0	C6h
Sleep	0	99h E6h
Standby	0	96h E2h
Standby Immediate	0	94h E0h
Translate Sector	V	87h
Wear Leveling	V	F5h
Write Buffer	0	E8h
Write Long Sector	М	32h 33h
Write Multiple	0	C5h
Write Multiple (w/o erase)	V	CDh
Write Sectors	M	30h 31h
Write Sectors (w/o erase)	V	38h
Write Verify	0	3Ch

¹ Type Abbreviation: (M) indicates Mandatory; (O) indicates Optional; (V) indicates Vendor unique.

These type abbreviations pertain to the ATA specifications only. In the case of the CompactFlash specifications, all Host Commands listed here are Mandatory.



Solutions for a Real Time World

4.2.6 Detailed Description of Commands

This section details the functionality of commands supported by the CompactFlash. For each command, the Command Block register contents for the command invoked by the Host, and the Command Block registers updated by the CompactFlash after command completion, are shown. Following is an example of the command description, showing the conventions used for each command description. Throughout this document, the terms 'Task File' and \Command Block' are used interchangeably to refer to the ATA I/O registers.

A detailed description of the execution of the command is provided. This is followed by two tables, the first showing the requirements of the Command Block registers at the time that the Host issues the command to the CompactFlash, and the second showing the contents of the Command Block after completion or termination on error of the command.

	Command Block specified by Host											
Task File Register	7	6	5	4	3	2	1	0				
COMMAND				Comma	nd Code							
DRIVE/HEAD	nu	L	nu	D	H[3:0] or LBA[27:24] of the starting sector/LBA							
CYLINDER HI		Cylino	der[15:8] or L	BA[23:16] o	of the first sec	tor/LBA to tr	ansfer					
CYLINDER LOW		Cylir	nder[7:0] or L	BA[15:8] of	the first secto	or/LBA to tra	nsfer					
SECTOR NUM		Sec	ctor[7:0] or L	BA[7:0] of the	he first sector	/LBA to trans	sfer					
SECTOR COUNT		The number of sectors/logical blocks to transfer										
FEATURES				Set Feat	ures Code							

The preceding table represents the contents of the Command Block registers when the Host issues the command. Where applicable, the Host first writes the appropriate data into the Features, Sector Count, Sector Number, Cylinder Hi/Low, and Drive/Head registers, and lastly, writes the command code into the Command register. The act of writing to the command register causes the CompactFlash to execute the command based on the contents of the Command Block at that instance.

Note that bits 7 and 5 of the Drive/Head register are denoted as 'nu.' Although the Host is expected to always set these bits to 1 when the command is issued, the CompactFlash ignores the value of these bits.

Command Block	Command Block specified by CompactFlash upon completion/termination of 'Sample' command											
Task File Register	7	7 6 5 4 3 2 1 0										
<u> </u>	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR				
STATUS	0	1	0	1	V	٧	0	V				
DRIVE/HEAD	na	na	na	na	H[3:0] or LE	BA[27:24] las	t good secto	rtransferred				
CYLINDER HI		Cylinde	er[15:8] or L	BA[23:16] of	the last good	d sector trans	sferred					
CYLINDER LOW		Cyline	der[7:0] or L	BA[15:8] of t	he last good	sector transf	erred					
SECTOR NUM		Sec	tor[7:0] or LI	3A[7:0] of th	e last good s	ector transfe	rred					
SECTOR COUNT	The	number of s	sectors that v	vere not tran	sferred if an	unrecoverabl	e error occur	red				
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF				
	V	V	0	V	0	V	0	0				

The above table represents the contents of the Command Block registers upon completion of the command by the CompactFlash.



Solutions for a Real Time World

At the completion of every command, specific bits in the Status register is as follows: the BuSY, Drive-WriteFault, DataReQuest, and InDeX bits are always deasserted, while the DriveReaDY, and DriveSeek-Complete bits are always asserted. The CORRected ECC bit and the ERRor bit are set or cleared as appropriate.

The contents of the Error register are always set to zero when a command is received, and are only valid if the ERR bit in the Status register is set to '1' at the completion of a command. In addition, the MediaChange, MediaChangeRequest, TracK0NotFound, and AddressMarkNotFound bits are always cleared, regardless of the state of the ERR bit in the Status register.

For the Command Block tables, explanations for each possible code are shown below:

L (LBA Mode bit)

This bit is used to specify whether the requested sector is addressed in the LBA mode or in the Cylinder-Head-Sector, CHS, mode. When set, the LBA mode is

specified. The LBA is comprised of the lower significant nibble in the Drive/Head register, LBA [27:24], concatenated with the contents of the Cylinder Hi/Lo, and the Sector registers, LBA [23:0], respectively. If L=0, the sector is addressed in

the classic Cylinder/Head/Sector CHS mode.

D (Drive Select bit) This bit is used to select card 0 or 1, allowing up to two cards to share a single

Task File. If two PC Card ATA cards are present in the system, one of the cards may be assigned as copy 0, and the second card may be assigned as copy 1, using the Copy field of the PCMCIA Socket & Copy card configuration register. In this case, the card designated as Copy 0 is selected when D=0. Conversely, the

card designated as Copy 1 is selected when D=1.

1 (Bit is Set) When referring to the Command Block registers when the Host issues a

command, this bit must be set to a 1 by the Host before command invocation.

When referring to the Command Block contents read by the Host after completion of a command, the CompactFlash upon command completion sets

this bit.

0 (Bit is Cleared) When referring to the Command Block registers when the Host issues a

command, this bit must be cleared to 0 by the Host before command invocation. When referring to the Command Block contents read by the Host after completion of a command, the CompactFlash upon command completion clears

this bit.

nu (Not Used) Although the Host may specify this register/bit when invoking the command, the

value for this command block register or bit is ignored by the card.

V (Valid Data) When referring to the Command Block contents read by the Host after

completion of a command, the value for the applicable bit is specified by the

card.

na (Not Affected) The value for this bit, or register, is neither set nor cleared by the card; i.e., it is

unchanged by the card after command completion.

Customer Comment Line: (800) 826.0808

36



Solutions for a Real Time World

4.2.7 Check Power Mode

Although this command is supported for backward compatibility, it has no actual function. The card always returns the In Idle mode code 'FFh' in the Sector Count register, in response to this command. Command completion status always indicates command completed with no error.

	Check Power Mode Command Issued by Host									
Task File Register	7	6	5	4	3	2	1	0		
COMMAND			_	98h,	/E5h					
DRIVE/HEAD	Nu	Nu nu nu D Nu								
CYLINDER HI				N	lu					
CYLINDER LOW				N	lu					
SECTOR NUM		Nu								
SECTOR COUNT		Nu								
FEATURES		•	•	N	lu	•	•	•		

Command Blo	Command Block specified by CompactFlash upon completion/termination of Check Power Mode command (98h/E5h)							
Task File Register	7							
_	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	V	V	0	0
DRIVE/HEAD	Na	na	na	na		N	la	
CYLINDER HI				N	la			
CYLINDER LOW				N	la			
SECTOR NUM				N	la			
SECTOR COUNT		Power Mode Code is always FFh						
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMN						AMNF
	0	0	0	0	0	0	0	0

4.2.8 Erase Sectors

This command erases the number of sectors specified in the Sector Count register, starting at the sector specified by the Cylinder, Head, and Sector Number registers in the Task File.

	Erase Sectors Command Issued by Host								
Task File Register	7	6	5	4	3	2	1	0	
COMMAND		C0h							
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[[27:24] of the starting sector/LBA							
CYLINDER HI		Cylinde	er[15:8] or L	BA[23:16] o	of the first se	ector/LBA to	eraser		
CYLINDER LOW		Cylind	ler[7:0] or L	BA[15:8] of	the first sec	tor/LBA to e	eraser		
SECTOR NUM		Sector[7:0] or LBA[7:0] of the first sector/LBA to erase							
SECTOR COUNT		The number of sectors/logical blocks to erase							
FEATURES		·	·	N	u				



Solutions for a Real Time World

Command Bloo	Command Block specified by Flash upon completion/termination of Erase Sectors command (C0h)								
Task File Register	7	7 6 5 4 3 2 1							
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR	
STATUS	0	0 1 V 1 0 0 V							
DRIVE/HEAD	na	na L na Na H[3:0] or LBA[27:24] last good sector erased							
CYLINDER HI		Cylin	der[15:8] o	r LBA[23:16] of the last	good sector	erased		
CYLINDER LOW		Cyli	nder[7:0] o	r LBA[15:8]	of the last g	ood sector	erased		
SECTOR NUM		Se	ector[7:0] or	LBA[7:0] o	f the last go	od sector er	ased		
SECTOR COUNT	Th	The number of sectors that were not erased if an unrecoverable error occurred							
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF							
	0	0	0	V	0	0	0	0	

4.2.9 Execute Drive Diagnostic

This command performs self-diagnostics on various internal components of the CompactFlash. Results of the test are reported in the Error register. Note that the bit definitions for the Error register do not apply in this command; rather, the value in the Error register is a diagnostic code, defined in the Table below.

Execute Drive Diagnostics Command Issued by Host									
Task File Register	7	6	5	4	3	2	1	0	
COMMAND				90)h				
DRIVE/HEAD	Nu	Nu Nu nu D Nu							
CYLINDER HI				N	lu				
CYLINDER LOW				N	lu				
SECTOR NUM				N	lu				
SECTOR COUNT		Nu							
FEATURES				N	lu				

Commai	Command Block specified by CompactFlash upon completion/termination of Execute Drive Diagnostics command (90h)									
Task File Register	7	6	5	4	3	2	1	0		
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR		
STATUS	0	0 1 0 1 V V 0								
DRIVE/ HEAD	na	na na na na								
CYLINDER HI				N	a					
CYLINDER LOW				N	a					
SECTOR NUM	Na									
SECTOR COUNT		Na								
ERROR			Diag	nostic Code.	See Table b	elow				



Solutions for a Real Time World

Execute	Execute Drive Diagnostic Return Codes							
Code	Description							
01h	No error detected							
02h	Formatter device error							
03h	Sector buffer error							
04h	ECC logic error							
05h	Controller microprocessor error							
8xh	Slave Error3							

4.2.10 Format Track

This command erases 32 sectors starting at the sector specified by the Cylinder, Head, and Sector Number parameters in the task file. If the sector is not valid, an IDNF (ID Not Found) bit is set in the Error register and the command terminates.

In CHS mode, the number of sectors to format per track is set to the number of Current Sectors per Track in the Identify Drive data, by default 20h. Otherwise, it is set to the number of sectors per track by the Initialize Drive Parameters command.

In LBA mode, the number of sectors to format per track is specified by the Host in the Sector Count register. For backward compatibility, the CompactFlash accepts one sector of data from the Host. This data is not used.

	Format Track Command Issued by Host									
Task File Register	7	7 6 5 4 3 2 1 0								
COMMAND		50h								
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA								
CYLINDER HI		Cylinder	[15:8] or Li	BA[23:16] o	f the first se	ctor/LBA to	transfer			
CYLINDER LOW		Cylinde	er[7:0] or LE	BA[15:8] of	the first sec	tor/LBA to t	transfer			
SECTOR NUM		[LBA n	node only] l	BA[7:0] of	the first sec	tor/LBA to t	ransfer			
SECTOR COUNT	•	[LBA mode only] The number of sectors to be formatted on the track.								
FEATURES				N	lu					

Command Block sp	Command Block specified by CompactFlash upon completion/termination of Format							
Task File Register	Track command (50h) le Register 7 6 5 4 3 2 1 0							0
rusk i ne kegister	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	V	V	0	V
DRIVE/HEAD	na	na na na Na						
CYLINDER HI			•	N	la			
CYLINDER LOW				N	la			
SECTOR NUM				N	la			
SECTOR COUNT		Na						
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF						AMNF
	0	0	0	0	0	V	0	0

39

Re-Tek - 1484

support@unigen.com

³ Valid only if CompactFlash is in True IDE Mode.



Solutions for a Real Time World

4.2.11 Identify Drive

This command passes to the Host one sector of data describing the CompactFlash's parameters. See Table below for a detailed description of the Identify Drive data.

	Identify Drive Command Issued by Host								
Task File Register	7	6	5	4	3	2	1	0	
COMMAND				E	Ch				
DRIVE/HEAD	nu	nu nu nu D nu							
CYLINDER HI				n	ıu				
CYLINDER LOW				n	ıu				
SECTOR NUM				n	ıu				
SECTOR COUNT		nu							
FEATURES		nu							

Command Bloc	Command Block specified by CompactFlash upon completion/termination of Identify Drive command (ECh)							
Task File Register	7	7 6 5 4 3 2 1						
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	0 1 0 1 V 0 0						0
DRIVE/HEAD	na	na na Na na						
CYLINDER HI				n	a			
CYLINDER LOW				n	a			
SECTOR NUM				n	a			
SECTOR COUNT		na						
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF						AMNF
	0	0	0	0	0	0	0	0

4.2.12 Identify Drive Information

Word Address	Default Value	Total Bytes	Data Field Type Information			
0	848Ah*	2	General configuration – signature for the CompactFlash Storage Card			
U	045Ah**	2	(* CF mode and ** IDE mode)			
1	XXXXh	2	Default number of cylinders			
2	0000h	2	Reserved			
3	00XXh	2	Default number of heads			
4	XXXXh	2	Number of unformatted bytes per track			
5	XXXXh	2	Number of unformatted bytes per sector			
6	XXXXh	2	Default number of sectors per track			
7-8	XXXXh	4	Number of sectors per card (word 7 = MSW, Word 8 = LSW)			
9	XXXXh	2	Vendor Unique			
10-19	aaaa	20	Serial number in ASCII (Right Justified)			
20	XXXXh	2	Buffer type			
21	XXXXh	2	Buffer size in 512 byte increments			



Solutions for a Real Time World

Word Address	Default Value	Total Bytes	Data Field Type Information
22	0004h	2	# of ECC bytes passed on Read/Write Long Commands
23-26	aaaa	8	Firmware revision in ASCII. Big Endian Byte Order in Word
27-46	aaaa	40	Model number in ASCII (Left Justified) Big Endian Byte Order in Word
47	XXXX	2	Maximum number of sectors on Read/Write Multiple command
48	0000h	2	Double Word not supported
49	XX00h	2	Capabilities
50	0000h	2	Reserved
51	0X00h	2	PIO data transfer cycle timing mode
52	0000h	2	DMA data transfer cycle timing mode
53	0001h	2	Translation parameters are valid
54	XXXXh	2	Current numbers of cylinders
55	XXXXh	2	Current numbers of heads
56	XXXXh	2	Current sectors per track
57-58	XXXXh	4	Current capacity in sectors (LBAs) (Word 57 = LSW, Word 58 = MSW)
59	010X	2	Multiple sector setting
60-61	XXXXh	4	Total number of sectors addressable in LBA Mode
62	0000h	2	Reserved
	0000h*		Multiword DMA transfer. In PC Card modes this value shall be 0h
63	0407h**	2	(* No DMA and ** with DMA)
64	0003h	2	Advanced PIO modes supported
65	0000h*	2	Minimum Multiword DMA transfer cycle time per word. In PC Card modes this value shall be 0h
	0078h**	_	(* No DMA and ** with DMA)
66	0000h* 0078h**	2	Recommended Multiword DMA transfer cycle time. In PC Card modes this value shall be 0h
			(* No DMA and ** with DMA)
67	0078h	2	Minimum PIO transfer cycle time without flow control
68	0078h	2	Minimum PIO transfer time with IORDY flow control
69-79	0000h	20	Reserved
80-81	0000h	4	Reserved – CF cards do not return an ATA version
82-84	0000h	6	Features/command sets supported
85-87	0000h	6	Features/command sets enabled
88	0000h	2	Ultra DMA Mode Supported and Selected
89	0000h	2	Time required for Security erase unit completion
90	0000h	2	Time required for Enhanced security erase unit completion
91	0000h	2	Current Advanced power management value
92-127	0000h	72	Reserved
128	XXXXh	2	Security status
129-159	0000h	64	Vendor unique bytes
160	XXXXh	2	Power requirement description
161-255	0000h	170	Reserved



Solutions for a Real Time World

4.2.13 Idle

Although this command is supported for backward compatibility, it has no actual function. The card always returns good status at the completion of this command.

	Idle Command Issued by Host											
Task File Register	7	7 6 5 4 3 2 1 0										
COMMAND				97h	/E3h							
DRIVE/HEAD	nu	nu nu nu D nu										
CYLINDER HI				r	nu							
CYLINDER LOW				r	nu							
SECTOR NUM				r	nu							
SECTOR COUNT	·	Time-out Parameter. This parameter is ignored by the card.										
FEATURES	·	•		N	lu		•					

Command Blo	Command Block specified by CompactFlash upon completion/termination of Idle command (97h/E3h)											
Task File Register	7	7 6 5 4 3 2 1 0										
	BSY	BSY DRDY DWF DSC DRQ CORR IDX ERR										
STATUS	0	0 1 0 1 V V 0 0										
DRIVE/HEAD	na na na na											
CYLINDER HI				n	a							
CYLINDER LOW				n	a							
SECTOR NUM				n	a							
SECTOR COUNT		na										
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF										
	0	0	0	0	0	0	0	0				

4.2.14 Idle Immediate

Although this command is supported for backward compatibility, it has no actual function. The card always returns good status at the completion of this command.

	Idle Immediate Command Issued by Host											
Task File Register	7	6	5	4	3	2	1	0				
COMMAND		95h/E1h										
DRIVE/HEAD	nu nu D nu											
CYLINDER HI				n	u							
CYLINDER LOW				n	u							
SECTOR NUM				n	u							
SECTOR COUNT		nu										
FEATURES		•	•	n	u		•	•				



Solutions for a Real Time World

Command Block	Command Block specified by CompactFlash upon completion/termination of Idle Immediate command (95h/E1h)										
Task File Register	7	7 6 5 4 3 2 1 0									
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR			
STATUS	0 1 0 1 V V 0 0							0			
DRIVE/HEAD	na na na na										
CYLINDER HI				n	a						
CYLINDER LOW				n	a						
SECTOR NUM				n	a						
SECTOR COUNT		na									
ERROR	BBK UNC MC IDNF MCR ABRT TKONF AMNF						AMNF				
	0	0	0	0	0	0	0	0			

4.2.15 Initialize Drive Parameters

This command allows the Host to alter the number of sectors per track and the number of heads per cylinder. This enables Translation Mode, which maps the flash storage using the altered parameters. On Host Reset, the default is 32 Sectors per Track and 8 Heads per Cylinder. The current values used for mapping are returned in the Identify Drive command as Number of Current Sectors per Track, and Number of Current Heads.

Ini	Initialize Drive Parameters Command Issued by Host											
Task File Register	7	7 6 5 4 3 2 1 0										
COMMAND				9	1h							
DRIVE/HEAD	nu nu nu D Number of Heads per Cyl minus 1											
CYLINDER HI				r	nu							
CYLINDER LOW				r	nu							
SECTOR NUM				r	nu							
SECTOR COUNT		The Number of Sectors per Track										
FEATURES		nu										

Command Bloc	Command Block specified by CompactFlash upon completion/termination of Initialize Drive Parameters command (91h)										
Task File Register	7	6	5	4	3	2	1	0			
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR			
STATUS	0	0 1 0 1 V V 0 0									
DRIVE/HEAD	na	na na na na na									
CYLINDER HI				n	a						
CYLINDER LOW				n	a						
SECTOR NUM				n	a						
SECTOR COUNT		na									
ERROR	BBK UNC MC IDNF MCR ABRT TKONF AMNF						AMNF				
	0	0	0	0	0	0	0	0			



Solutions for a Real Time World

4.2.16 Read Buffer

This command transfers the current contents of the first page of the data buffer (512 bytes) to the Host.

	Read Buffer Command Issued by Host											
Task File Register	7	6	5	4	3	2	1	0				
COMMAND				E ₄	4h							
DRIVE/HEAD	Nu	nu nu D nu										
CYLINDER HI				n	ıu							
CYLINDER LOW				n	ıu							
SECTOR NUM				n	ıu							
SECTOR COUNT		nu										
FEATURES		nu										

Command Block s	Command Block specified by CompactFlash upon completion/termination of Read Buffer command (E4h)										
Task File Register	7	6	5	4	3	2	1	0			
	BSY	DRDY	DWF	DSC	DRQ CORR IDX ERR						
STATUS	0 1 0 1 V V 0 0							0			
DRIVE/HEAD	na na na na										
CYLINDER HI				n	a						
CYLINDER LOW				n	a						
SECTOR NUM				n	a						
SECTOR COUNT		na									
ERROR	BBK UNC MC IDNF MCR ABRT TKONF AMNF						AMNF				
	0	0	0	0	0	0	0	0			

4.2.17 Read Long Sector

This command is similar to the Read Sectors command except the contents of the Sector Count register are ignored and only one sector is read. The 512 data bytes and 4 ECC bytes are read into the buffer (with no ECC correction) and then transferred to the Host.

		Comr	mand Is	sued by	Host			
Task File Register	7	6	5	4	3	2	1	0
COMMAND			22h (retries	enabled) -	or- 23h (ret	ries disable	d)	
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the sector/LBA to trans fer					or/LBA to	
CYLINDER HI		Cylind	der[15:8] o	r LBA[23:16	of the sec	tor/LBA to t	ransfer	
CYLINDER LOW		Cylir	nder[7:0] o	r LBA[15:8]	of the sector	or/LBA to tra	ansfer	
SECTOR NUM		Se	ctor[7:0] or	LBA[7:0] c	of the sector	/LBA to trar	nsfer	
SECTOR COUNT	The numb	The number of sectors/logical blocks to transfer. This should be set to 01 for compatibility						ompatibility
FEATURES					Nu			



Solutions for a Real Time World

Command Block s	Command Block specified by CompactFlash upon completion/termination of Read Long command (22h/23h)										
Task File Register	7	7 6 5 4 3 2 1 0									
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR			
STATUS	0	0 1 0 1 V V 0 V									
DRIVE/HEAD	na	na	na	na	H[3:0] or L	BA[27:24] (of the sector	r requested			
CYLINDER HI		Cyli	nder[15:8]	or LBA[23:1	[6] of the se	ector reques	sted				
CYLINDER LOW		Су	linder[7:0]	or LBA[15:8	3] of the sec	ctor request	ed				
SECTOR NUM		ç	Sector[7:0]	or LBA[7:0]	of the sect	or requeste	d				
SECTOR COUNT		00 if the co	ommand pro	ceeded wit	hout error.	01 if an erro	or occurred				
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF									
	0	0	0	V	0	0	0	0			

4.2.18 Read Multiple

The R/W Multiple commands have to be enabled by a previous valid Set Multiple command. Once enabled, the Read Multiple command is identical to Read Sectors operation, except that the number of sectors as specified in the most recent Set Multiple command is transferred as a block to the Host without intervening Host handshaking. This number of sectors to transfer as a block is referred to as the block count. Although the Set Multiple, and R/W Multiple commands are supported, the only valid block count is one.

If Read Multiple has not been enabled, the ABRT (Aborted Command) bit is set in the Error register and the command terminates.

	Read Multiple Command Issued by Host											
Task File Register	7	7 6 5 4 3 2 1 0										
		C4h										
DRIVE/HEAD	nu	L	nu	D	H[3:0] or LBA[27:24] of the starting sector/LBA							
CYLINDER HI		Cylinder	[15:8] or LE	BA[23:16] o	f the first se	ector/LBA to	transfer					
CYLINDER LOW		Cylinde	er[7:0] or LE	3A[15:8] of	the first sec	tor/LBA to	transfer					
SECTOR NUM		Sector[7:0] or LBA[7:0] of the first sector/LBA to transfer										
SECTOR COUNT		The number of sectors/logical blocks to transfer										
FEATURES		Nu										

Command Block specified by CompactFlash upon completion/termination of Read Multiple command (C4h)								
Task File Register	7	6	5	4	3	2	1	0
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	V	V	0	V
DRIVE/HEAD	na	na na na na H[3:0] or LBA[27:24] last good sector trans- ferred						ector trans-
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the last good sector transferred						
CYLINDER LOW		Cylinde	r[7:0] or LB	A[15:8] of t	the last goo	d sector tra	nsferred	

Customer Comment Line: (800) 826.0808



Solutions for a Real Time World

Command Block specified by CompactFlash upon completion/termination of Read Multiple command (C4h)								
Task File Register	7	6	5	4	3	2	1	0
SECTOR NUM		Sector[7:0] or LBA[7:0] of the last good sector transferred						
SECTOR COUNT	The numb	The number of sectors that were not transferred if an unrecoverable error occurred. Zero otherwise.						
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF						
	0	V	0	V	0	0	0	0

4.2.19 **Read Sectors**

This command transfers data from the CompactFlash to the Host. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers in the Task File, and proceeds for the number of sectors specified in the Sector Count register.

	Read Sectors Command Issued by Host							
Task File Register	7	7 6 5 4 3 2 1						0
COMMAND		20h (retries enabled) -or- 21h (retries disabled)						
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA						tarting
CYLINDER HI		Cylinder	[15:8] or LE	3A[23:16] of	f the first se	ctor/LBA to	transfer	
CYLINDER LOW		Cylinde	er[7:0] or LE	BA[15:8] of	the first sec	tor/LBA to	transfer	
SECTOR NUM		Sector[7:0] or LBA[7:0] of the first sector/LBA to transfer						
SECTOR COUNT		The number of sectors/logical blocks to transfer						
FEATURES				n	u			

Command Block s	Command Block specified by CompactFlash upon completion/termination of Read Sectors command (20h/21h)							of Read
Task File Register	7	7 6 5 4 3 2 1 0						0
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	V	V	0	V
DRIVE/HEAD	na	na na na na H[3:0] or LBA[27:24] last good sector trans- ferred					ector trans-	
CYLINDER HI		Cylinder[15:8] or LB	A[23:16] of	the last god	od sector tra	ansferred	
CYLINDER LOW		Cylinde	[7:0] or LB	A[15:8] of t	he last good	d sector trai	nsferred	
SECTOR NUM		Sector[7:0] or LBA[7:0] of the last good sector transferred						
SECTOR COUNT	The number of sectors that were not transferred if an unrecoverable error occurred							
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF						AMNF
	0	V	0	V	0	0	0	0

4.2.20 **Read Verify Sectors**

The Read Verify Sectors command verifies one or more sectors on the card by transferring data from the Flash media to the data buffer in the card and verifying that the ECC is correct. It is performed identically to the Read Sectors command, except that DRQ is not asserted, and no data is transferred to the Host. If



Solutions for a Real Time World

an uncorrectable error occurs, the read verify is terminated at the failing sector. The Command Block registers contain the CHS, or LBA of the sector in which the error occurred.

	Read Verify Sectors Command Issued by Host							
Task File Register	7	6	5	4	3	2	1	0
COMMAND			40h (retries	enabled) -c	r- 41h (retr	ies disabled)	
DRIVE/HEAD	Nu	Nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA						starting
CYLINDER HI		Cylinde	er[15:8] or L	BA[23:16]	of the first s	sector/LBA t	o verify	
CYLINDER LOW		Cylinder[7:0] or LBA[15:8] of the first sector/LBA to verify						
SECTOR NUM		Sector[7:0] or LBA[7:0] of the first sector/LBA to verify						
SECTOR COUNT		The number of sectors/logical blocks to verify						
FEATURES				n	u			



Solutions for a Real Time World

Command Block	specified	by Com	pactFlas	sh upon (completi	on/term	nination	of Read
	Ve	rify Sect	tors com	mand (4	10h/41h)		
Task File Register	7	6	5	4	3	2	1	0
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	V	٧	0	٧
DRIVE/HEAD	na	na n						
CYLINDER HI	Cylinder[15	5:8] or LBA[23:16] of th	ne sector ve occu		ctor where	an unrecove	erable error
CYLINDER LOW	Cylinder[7	7:0] or LBA[15:8] of the	e sector veri occu		tor where a	n unrecover	able error
SECTOR NUM	Sector or I	Sector or LBA[7:0] of the sector verified, or sector where an unrecoverable error occurred					or occurred	
SECTOR COUNT	The nu	The number of sectors that were not yet verified if an unrecoverable error occurred						
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF						AMNF
	0	V	0	V	0	0	0	0

4.2.21 Recalibrate

Although this command is supported for backward compatibility, it has no actual function. The card always returns good status at the completion of this command.

	Recalibrate Command Issued by Host							
Task File Register	7	6	5	4	3	2	1	0
COMMAND				12	kh			
DRIVE/HEAD	nu	nu	nu	D		n	u	
CYLINDER HI				n	u			
CYLINDER LOW				n	u			
SECTOR NUM				n	u			
SECTOR COUNT		•		n	u	•	•	•
FEATURES		•		n	u	•	•	•

Command Bloc	Command Block specified by CompactFlash upon completion/termination of Recalibrate command (1xh)							on of
Task File Register	7	7 6 5 4 3 2 1 0						0
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	٧	٧	0	0
DRIVE/HEAD	na	na na na na						
CYLINDER HI				n	a			
CYLINDER LOW				n	a			
SECTOR NUM				n	a			
SECTOR COUNT	na							
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF
	0	0	0	0	0	0	0	0



Solutions for a Real Time World

4.2.22 Request Sense

This command returns an extended error code for the previous command, which ended with an error. Table below defines and describes the contents of the Error register on completion of the Request Sense command.

	Request Sense Command Issued by Host							
Task File Register	7	6	5	4	3	2	1	0
COMMAND				0.	3h			
DRIVE/HEAD	Nu	nu	nu	D		r	ıu	
CYLINDER HI				n	ıu			
CYLINDER LOW				n	ıu			
SECTOR NUM				n	ıu			
SECTOR COUNT				n	ıu			
FEATURES		·		n	ıu			

Command Bloo	Command Block specified by CompactFlash upon completion/termination of Request Sense command 03h)							
Task File Register	7	6	5	4	3	2	1	0
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	0 1 0 1 V V 0 0						
DRIVE/HEAD	Na	na	na	na		n	a	
CYLINDER HI				na	3			
CYLINDER LOW				na	3			
SECTOR NUM				na	3			
SECTOR COUNT		na						
ERROR		•	•	See Table	e below			•

	Extended Error Codes
Extended Error Code	Description
00h	No error detected
01h	Self test OK (no error)
09h	Miscellaneous error
20h	Invalid command
21h	Invalid address (Requested Head or Sector invalid)
2Fh	Address overflow (Address too large)
35h, 36h	Supply or generated voltage out of tolerance
11h	Uncorrectable ECC error
18h	Corrected ECC error
05h, 30-34h, 37h, 3Eh	Self test or diagnostic failed
10h, 14h	ID not found



Solutions for a Real Time World

Extended Error Codes						
Extended Error Code	Description					
3Ah	Spare sectors exhausted					
1Fh	Data transfer error/Aborted command					
0Ch, 38h, 3Bh, 3Ch, 3Fh	Corrupted media format					
03h	Write/Erase failed					

4.2.23 Seek

This command is supported for backward compatibility. Although this command has no actual function, it does perform a range check of valid track, and posts an IDNF error if the Head or Cylinder specified are out of bounds.

Seek Command Issued by Host											
Task File Register	7	7 6 5 4 3 2 1 0									
COMMAND		7xh									
DRIVE/HEAD	Nu	L	nu	D	D H[3:0] or LBA[27:24] of the track						
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the track									
CYLINDER LOW				Cylin	der[7:0] or LE	BA[15:8] of the	e track				
SECTOR NUM			(V	alid in	LBA mode on	ly) LBA[7:0] o	f the track				
SECTOR COUNT		nu									
FEATURES					1	าน					

Command Block spe	Command Block specified by CompactFlash upon completion/termination of Seek command (7xh)											
Task File Register	7	6	5	4	3	2	1	0				
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR				
STATUS	0	1	0	1	0	0	0	0				
DRIVE/HEAD	Na	na	na	na	na							
CYLINDER HI					na							
CYLINDER LOW					na							
SECTOR NUM					na							
SECTOR COUNT					na							
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF				
	0	0	0	V	0	0	0	0				



Solutions for a Real Time World

4.2.24 Set Features

This command allows the Host to control various card features. Each feature is selected by passing its feature code in the Features register. Certain features use additional information passed in the Sector Count register. If the Feature register contains a feature code that is not supported, the drive will respond by setting the Error bit in the Status register and the Abort bit in the Error register.

Set Features Command Issued by Host												
Task File Register	7	6	5	4	3	2	1	0				
COMMAND				EFh								
DRIVE/HEAD	Nu	nu	nu	D	nu							
CYLINDER HI		nu										
CYLINDER LOW				nu								
SECTOR START				nu								
SECTOR COUNT		nu (additional info if features code is 97h or 9Ah)										
FEATURES		Fea	ture Code. S	See Table	on page	e []						

Command Block specified by CompactFlash upon completion/termination of Set Features command (EFh)										
Task File Register	7	6	5	4	4 3 2 1 0					
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR		
STATUS	0	1	0	1	0 0 0 V					
DRIVE/HEAD	Na	na	na	na	na					
CYLINDER HI		na (8:	maximum	current di	vided by 4	if feature co	ode is 9Ah)			
CYLINDER LOW		na (2:	minimum	current div	vided by 4	if feature co	ode is 9Ah)			
SECTOR					Na					
SECTOR COUNT					Na					
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF		
	0	0	0	0	0	V	0	0		

	Valid Feature Codes
Code	Feature
01h	Enable 8-bit data transfers
44h	NOP; accepted for backward compatibility
55h	NOP; accepted for backward compatibility
66h	Disable restoration of default features with Soft Reset
69h	NOP; accepted for backward compatibility
81h	Disable 8-bit data transfer



Solutions for a Real Time World

	Valid Feature Codes
Code	Feature
96h	NOP; accepted for backward compatibility
97h	Control clock using value in Sector Count register
9Ah	Control current using value in Sector Count register
Aah	NOP; accepted for backward compatibility
BBh	NOP; accepted for backward compatibility
CCh	Enable restoration of default features with Soft Reset

NOTES

Feature codes 01h and 81h controls Host transfer data width. By default, 8-bit transfers are disabled.

Feature codes 44h, 55h, 69h, 96h, AAh, and BBh are supported for backward compatibility and have no function.

Feature codes 66h and CCh control whether or not a Soft Reset restores any feature codes to their Power On default value. The features effected are 81h (8-bit transfer), 97h (clock control), and 9A (current control). By default, a Soft Reset will restore the default features.

Feature codes 97h and 9Ah are used to control the card's power and performance. They are mutually exclusive; each feature code will overwrite the power/performance features set by the other command.

Feature codes 97h controls the card's internal clock using the value set in the Sector Count register. See Table below. The default value is 0Fh.

Sector Count Code Specifying	Sector Count Code Specifying CompactFlash's Internal Clock Rate								
Sector Count Register Value	Function								
00h	Lowest power/slowest performance								
0Ah	Intermediate power and performance								
0Bh	Intermediate power and performance								
0Eh	Highest power/fastest performance								
0Fh	Highest power/fastest performance								

Feature code 9Ah enables the card to self-configure to best meet the Host system's power requirements. The Host sets a value in the Sector Count register that is equal to one-fourth of the desired maximum average current (in mA) that the card should consume. For example, if the Sector Count register is set to 6, the card will self-configure to provide the best possible performance without exceeding 24 mA. Upon completion of the command, the card responds to the Host with the range of values supported by the card. The minimum value is set in the Cylinder Low register, and the maximum value is set in the Cylinder Hi register. The card will accept values outside this programmable range, but will operate either at the lowest power or highest performance as appropriate.



Solutions for a Real Time World

4.2.25 Set Multiple

This command is used either to set the block count (number of sectors per block), simultaneously enabling R/W Multiple command support, or to disable support of R/W Multiple commands. Although setting, reading, and writing blocks are supported, the only valid block count is one. If the block count specified by the Host is greater than one, the command is aborted. The ERR bit in the Status register is set, and the ABRT bit in the Error register is set. In addition, Read Multiple and Write Multiple commands are disabled.

If the content of the Sector Count register is '1', Read Multiple and Write Multiple commands are enabled until the next Host RESET. Invoking this command with Sector Count = 0 disables R/W Multiple commands. In this case, the CompactFlash card aborts all subsequent R/W Multiple commands issued by the Host.

Set Multiple Command Issued by Host												
Task File Register	7	6	5	4	3 2 1 0							
COMMAND	C6h											
DRIVE/HEAD	Nu	nu	nu	D	nu							
CYLINDER HI				Nu								
CYLINDER LOW				Nu								
SECTOR NUM				Nu								
SECTOR COUNT	01: R/W Mul	01: R/W Multiple command transfer enabled, 00: R/W Multiple command transfer disabled										
FEATURES				Nu								

Command Block spe	Command Block specified by CompactFlash upon completion/termination of Set Multiple command (C6h)											
Task File Register	7	6	5	4	3	2	1	0				
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR				
STATUS	0	1	0	1	0	0	0	V				
DRIVE/HEAD	Na	Na	na	na	na							
CYLINDER HI					Na							
CYLINDER LOW					Na							
SECTOR NUM					Na							
SECTOR COUNT					Na							
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF				
	0	0	0	0	0	V	0	0				



Solutions for a Real Time World

4.2.26 Sleep

Although this command is supported for backward compatibility, it has no actual function. The card always returns good status at the completion of this command.

Sleep Co	Sleep Command Issued by Host											
Task File Register	7	6	5	4	3	2	1	0				
COMMAND	99h/E6h											
DRIVE/HEAD	nu	nu	nu	D		nu						
CYLINDER HI	nu											
CYLINDER LOW				nu								
SECTOR NUM				nu								
SECTOR COUNT	nu											
FEATURES				nu		nu						

Command Block specified by CompactFlash upon completion/termination of Sleep command (99h/E6h)										
Task File Register	7	6	5	4	3	2	1	0		
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR		
STATUS	0	1	0	1	0	0	0	0		
DRIVE/HEAD	na	Na	na	Na	na					
CYLINDER HI					na					
CYLINDER LOW					na					
SECTOR NUM					na					
SECTOR COUNT					na					
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF		
	0	0	0	0	0	0	0	0		

4.2.27 Standby

Although this command is supported for backward compatibility, it has no actual function. The card always returns good status at the completion of this command.

Standby Command Issued by Host											
Task File Register	7	7 6 5 4 3 2 1 0									
COMMAND		96h/E2h									
DRIVE/HEAD	nu	nu	Nu	D		n	u				
CYLINDER HI		nu									
CYLINDER LOW		nu									



Solutions for a Real Time World

	Standl	oy Comm	and Issue	d by Ho	st					
Task File Register	7	6	5	4	3	2	1	0		
SECTOR NUM		nu								
SECTOR COUNT		Time-out P	arameter. This	s is ignore	d by the (CompactF	lash			
FEATURES		nu								

Command Block s		ed by Cor Standby				pletion/	terminati	on of
Task File Register	7	6	5	4	3	2	1	0
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	0	0	0	0
DRIVE/HEAD	na	na na Na na						
CYLINDER HI					na			
CYLINDER LOW					na			
SECTOR NUM					na			
SECTOR COUNT					na			
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF						
	0	0	0	0	0	0	0	0

4.2.28 Standby Immediate

Although this command is supported for backward compatibility, it has no actual function. The card always returns good status at the completion of this command.

Standby Immed	liate Co	mmand	Issued	l by Ho	ost			
Task File Register	7	6	5	4	3	2	1	0
COMMAND				94H/E0h				
DRIVE/HEAD	nu	nu	nu	D		n	u	
CYLINDER HI				nu				
CYLINDER LOW				nu				
SECTOR NUM				nu				
SECTOR COUNT				nu				
FEATURES			•	nu			•	•



Solutions for a Real Time World

Command Block	•	ed by Co by Imme	-			•	terminati	on of	
Task File Register	7	6	5	4	3	2	1	0	
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR	
STATUS	0	1	0	1	0	0	0	0	
DRIVE/HEAD	na	na na Na na							
CYLINDER HI					Na				
CYLINDER LOW					Na				
SECTOR NUM					Na				
SECTOR COUNT					Na				
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF							
	0	0	0	0	0	0	0	0	

4.2.29 Translate Sector

This command transfers one block of data to the Host relating to the sector specified in the Task File. See Table below for a detailed description of this data.

Tra	ansla	te S	Secto	r Co	mmand Iss	sued by Ho	st			
Task File Register	7	6	5	4	3	2	1	0		
COMMAND		87h								
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the sector/LBA								
CYLINDER HI				Cylin	der[15:8] or LB	A[23:16] of the	e sector/LBA			
CYLINDER LOW			(Cylind	ler[7:0] or LBA[15:8] of the fire	st sector/LBA			
SECTOR NUM				Sect	or[7:0] or LBA[7:0] of the first	sector/LBA			
SECTOR COUNT		Nu								
FEATURES			•			Nu				

Command Block s	Command Block specified by CompactFlash upon completion/termination of Translate Sector command (87h)									
Task File Register	7 6 5 4 3 2 1 0									
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR		
STATUS	0	1	0	1	V	0	0	0		
DRIVE/HEAD	na	na	na	na			na			
CYLINDER HI					na					
CYLINDER LOW					na					
SECTOR NUM	na									
SECTOR COUNT		na								



Solutions for a Real Time World

Command Block specified by CompactFlash upon completion/termination of Translate Sector command (87h)									
Task File Register 7 6 5 4 3 2 1 0									
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF	
	0	0	0	0	0	0	0	0	

Tra	anslate Sector Data Description
Byte Address	Description
00h	00h
01h	Cylinder LSB
02h	Head
03h	Sector
04h-06h	LBA
07h-12h	00h
13h	Erased flag
14h-17h	00h
18h-1Ah	Hot Count (not supported)
1Bh-1FFh	00h

4.2.30 Wear Leveling

Although this command is supported for backward compatibility, it has no actual function. The card always returns good status at the completion of this command.

Wear Levelin	g Comr	nand Is	sued by	y Host				
Task File Register	7	6	5	4	3	2	1	0
COMMAND				F5h				
DRIVE/HEAD	nu	nu	nu	D		n	u	
CYLINDER HI				nu				
CYLINDER LOW				nu				
SECTOR NUM				nu				
SECTOR COUNT				nu				
FEATURES				nu				



Solutions for a Real Time World

Jommand Block spe	ommand Block specified by CompactFlash upon completion/termination of Wear Leveling command (F5h)									
Task File Register	7	6	5	4	3	2	1	0		
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR		
STATUS	0	1	0	1	0	0	0	0		
DRIVE/HEAD	na	na	na	na			na			
CYLINDER HI					na					
CYLINDER LOW					na					
SECTOR NUM					na					
SECTOR COUNT					00					
ERROR	BBK	BBK UNC MC IDNF MCR ABRT TKONF AMNF								
	0	0	0	0	0	0	0	0		

4.2.31 Write Buffer

This command transfers 512 bytes of data from the Host to the first page of the data buffer.

Write Buffe	er Comm	and Iss	ued by	Host				
Task File Register	7	6	5	4	3	2	1	0
COMMAND				E8h				
DRIVE/HEAD	nu	nu	nu	D		n	u	
CYLINDER HI				nu				
CYLINDER LOW				nu				
SECTOR NUM				nu				
SECTOR COUNT				nu				
FEATURES				nu				

Command Block s	Command Block specified by CompactFlash upon completion/termination of Write Buffer command (E8h)									
Task File Register	7	7 6 5 4 3 2 1 0								
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR		
STATUS	0	1	0	1	٧	V	0	0		
DRIVE/HEAD	na	na	na	na			na			
CYLINDER HI					na					
CYLINDER LOW					na					
SECTOR NUM		na								
SECTOR COUNT		na								

Customer Comment Line: (800) 826.0808



Solutions for a Real Time World

Command Block specified by CompactFlash upon completion/termination of Write Buffer command (E8h)											
Task File Register	gister 7 6 5 4 3 2 1 0										
ERROR	ERROR BBK UNC MC IDNF MCR ABRT TKONF AMNF										
	0	0	0	0	0	0	0	0			

4.2.32 Write Long (with and without retry)

This command is similar to the Write Sectors command except the contents of the Sector Count register are ignored and only one sector is written. The 512 data bytes and 4 ECC bytes are transferred from the Host and then written from the buffer to the flash.

	Write Long Command Issued by Host											
Task File Register	7	6	5	4	3	2	1	0				
COMMAND		32h (retries enabled) -or- 33h (retries disabled)										
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA										
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the first sector/LBA to transfer										
CYLINDER LOW			Cylinder[7:0] or	LBA[15:8] of th	ne first sector/LI	BA to transfer					
SECTOR NUM			Sector[7:0] or	LBA[7:0] of the	first sector/LB/	A to transfer					
SECTOR COUNT	The	The number of sectors/logical blocks to transfer. Should be set to 1 for compatibility.										
FEATURES		nu										

Command Block spe	ecified			sh upoi nd (32h		etion/te	rmination	of Write			
Task File Register	7	6	5	4	3	2	1	0			
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR			
STATUS	0	0 1 0 1 V V 0									
DRIVE/HEAD	na	na L na na H[3:0] or LBA[27:24] last good sector trans- ferred									
CYLINDER HI		Cylinder	[15:8] or	LBA[23:16	6] of the la	st good secto	or transferred				
CYLINDER LOW		Cylinde	er[7:0] or	LBA[15:8]	of the las	t good secto	rtransferred				
SECTOR NUM		Secto	or[7:0] or	LBA[7:0] (of the last	good sector t	transferred				
SECTOR COUNT	1 if	an unrecov	erable err	or occurre	d, 0 if the	command pr	oceeded succ	essfully			
ERROR	BBK UNC MC IDNF MCR ABRT TKONF AMNF										
	V	0	0	V	0	0	0	V0			



Solutions for a Real Time World

4.2.33 Write Multiple

The R/W Multiple commands have to be enabled by a previous valid Set Multiple command. Once enabled, the Write Multiple command is identical to Write Sectors operation, except that the number of sectors as specified in the most recent Set Multiple command is transferred as a block from the Host without intervening Host handshaking. This number of sectors to transfer as a block is referred to as the block count. Although the Set Multiple and R/W Multiple commands are supported, the only valid block count is one. If Write Multiple has not been enabled, the ABRT (Command Aborted) bit is set in the Error register and the command terminates.

	Write Multiple Command Issued by Host										
Task File Register	7	6	5	4	3	2	1	0			
COMMAND		C5h									
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA									
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the first sector/LBA to transfer									
CYLINDER LOW			Су	linde	[7:0] or LBA[15:	8] of the first se	ctor/LBA to trans	fer			
SECTOR NUM			S	ector	[7:0] or LBA[7:0	of the first sect	or/LBA to transfe	er			
SECTOR COUNT		The number of sectors/logical blocks to transfer									
FEATURES		Nu									

Command Block	Command Block specified by CompactFlash upon completion/termination of Write Multiple command (C5h)											
Task File Register	7	6	5	4	3	2	1	0				
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR				
STATUS	0	0 1 0 1 V V 0 V										
DRIVE/HEAD	na	na L na na H[3:0] or LBA[27:24] last good sector trans- ferred										
CYLINDER HI		Cylinder	[15:8] or	LBA[23:16	6] of the la	st good secto	or transferred					
CYLINDER LOW		Cylinde	er[7:0] or	LBA[15:8]	of the las	t good secto	rtransferred					
SECTOR NUM		Secto	or[7:0] or	LBA[7:0] (of the last	good sector t	transferred					
SECTOR COUNT	The n	umber of se	ctors that	were not	transferre	d if an unreco	overable error	occurred				
ERROR	BBK UNC MC IDNF MCR ABRT TKONF AMNF											
	V	0	0	V	0	0	0	0				



Solutions for a Real Time World

4.2.34 Write Multiple without Erase

This command is supported for backward compatibility. The actual function performed is identical to the Write Multiple command.

Write Multiple without Erase Command Issued by Host										
Task File Register	7	6	5	4	3	2	1	0		
COMMAND		CDh								
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA								
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the first sector/LBA to transfer								
CYLINDER LOW			Cylind	er[7:0)] or LBA[15:8]	of the first sec	tor/LBA to tran	sfer		
SECTOR NUM			Sect	or[7:0)] or LBA[7:0] o	of the first sector	r/LBA to transf	er		
SECTOR COUNT		The number of sectors/logical blocks to transfer								
FEATURES		nu								

Command Block spe	Command Block specified by CompactFlash upon completion/termination of Write Multiple without Erase command (CDh)											
Task File Register	7	6	5	4	3	2	1	0				
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR				
STATUS	0	0 1 0 1 V V 0 V										
DRIVE/HEAD	Na	Na L na na H[3:0] or LBA[27:24] last good sector trans- ferred										
CYLINDER HI		Cylinder[[15:8] or L	.BA[23:16]	of the las	t good secto	r transferred					
CYLINDER LOW		Cylinde	r[7:0] or L	.BA[15:8] (of the last	good sector	transferred					
SECTOR NUM		Secto	r[7:0] or L	BA[7:0] of	the last g	ood sector to	ransferred					
SECTOR COUNT	The nu	ımber of sed	ctors that	were not to	ransferred	if an unreco	verable error	occurred				
ERROR	BBK UNC MC IDNF MCR ABRT TKONF AMNF											
	٧	0	0	٧	0	0	0	0				

4.2.35 Write Sectors (with and without retry)

This command transfers data from the Host to the CompactFlash. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers in the Task File, and proceeds for the number of sectors specified in the Sector Count register. If the address of the starting sector is not within the range of addresses supported by this card, the IDNF (ID Not Found)) bit is set in the Error register and the command terminates.

Write Sectors Command Issued by Host											
Task File Register 7 6 5 4 3 2 1 0											
COMMAND	COMMAND 30h (retries enabled) -or- 31h (retries disabled)										
DRIVE/HEAD	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA										



Solutions for a Real Time World

Write Sectors Command Issued by Host											
Task File Register	7 6 5 4 3 2 1 0										
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the first sector/LBA to transfer									
CYLINDER LOW		Cylinder[7:0] or LBA[15:8] of the first sector/LBA to transfer									
SECTOR NUM			Sector[7	':0] or L	BA[7:0] of the	first sector/LB	A to transfer				
SECTOR COUNT	TOR COUNT The number of sectors/logical blocks to transfer										
FEATURES	nu										

Command Block spe	ecified	by Comp Sectors		-			mination	of Write			
Task File Register	7	6	5	4	3	2	1	0			
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR			
STATUS	0	0 1 0 1 V V 0									
DRIVE/HEAD	na	na L na na H[3:0] or LBA[27:24] last good sector trans- ferred									
CYLINDER HI		Cylinder	[15:8] or	LBA[23:16	of the la	st good secto	or transferred				
CYLINDER LOW		Cylinde	er[7:0] or	LBA[15:8]	of the last	good sector	transferred				
SECTOR NUM		Secto	r[7:0] or I	_BA[7:0] o	f the last o	good sector t	ransferred				
SECTOR COUNT	The n	umber of se	ctors that	were not	transferred	d if an unreco	overable error	occurred			
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF			
LKKUK	V	0	0	V	0	0	0	0			

4.2.36 Write Sectors without Erase

This command is supported for backward compatibility. The actual function performed is identical to the Write Sectors (with retry) command.

Write	Sect	ors	w/o	Era	se Commai	nd Issued b	y Host			
Task File Register	7	6	5	4	3	2	1	0		
COMMAND		C8h								
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA								
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the first sector/LBA to transfer								
CYLINDER LOW			Cylin	der[7	':0] or LBA[15:8] of the first sec	tor/LBA to trans	sfer		
SECTOR NUM			Sec	tor[7	:0] or LBA[7:0]	of the first secto	or/LBA to transfe	er		
SECTOR COUNT		The number of sectors/logical blocks to transfer								
FEATURES		nu								



Solutions for a Real Time World

Command Block spe	Command Block specified by CompactFlash upon completion/termination of Write Sectors w/o Erase command (C8h)											
Task File Register	7	6	5	4	3	2	1	0				
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR				
STATUS	0	0 1 0 1 V V 0										
DRIVE/HEAD	na	na L na na H[3:0] or LBA[27:24] last good sector trans- ferred										
CYLINDER HI		Cylinder[[15:8] or L	BA[23:16]	of the las	t good secto	r transferred					
CYLINDER LOW		Cylinde	r[7:0] or L	.BA[15:8]	of the last	good sector	transferred					
SECTOR NUM		Sector	[7:0] or L	BA[7:0] of	the last g	ood sector to	ransferred					
SECTOR COUNT	The nu	umber of sec	ctors that v	were not t	ransferred	if an unreco	verable error	occurred				
ERROR	BBK UNC MC IDNF MCR ABRT TKONF AMNF											
	V	0	0	V	0	0	0	0				

4.2.37 Write Verify

This command is similar to the write sectors (without retry) command except that each sector is verified after being written.

Write Verify Command Issued by Host								
Task File Register	7	6	5	4	3	2	1	0
COMMAND		3Ch						
DRIVE/HEAD	nu	nu L nu D H[3:0] or LBA[27:24] of the starting sector/LBA						tor/LBA
CYLINDER HI		Cylinder[15:8] or LBA[23:16] of the first sector/LBA to transfer						
CYLINDER LOW		Cylinder[7:0] or LBA[15:8] of the first sector/LBA to transfer						
SECTOR NUM		Sector[7:0] or LBA[7:0] of the first sector/LBA to transfer						
SECTOR COUNT	The number of sectors/logical blocks to transfer							
FEATURES	nu							

Command Block specified by CompactFlash upon completion/termination of Write Verify command (3Ch)								
Task File Register	7	6	5	4	3	2	1	0
	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
STATUS	0	1	0	1	V	V	0	V
DRIVE/HEAD	na L na na H[3:0] or LBA[27:24] last good sector trans- ferred							
CYLINDER HI	Cylinder[15:8] or LBA[23:16] of the last good sector transferred							
CYLINDER LOW	Cylinder[7:0] or LBA[15:8] of the last good sector transferred							
SECTOR NUM	Sector[7:0] or LBA[7:0] of the last good sector transferred							



Solutions for a Real Time World

Command Block specified by CompactFlash upon completion/termination of Write Verify command (3Ch)								
Task File Register	7	6	5	4	3	2	1	0
SECTOR COUNT	The n	The number of sectors that were not transferred if an unrecoverable error occurred						
ERROR	BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF
	V	0	0	V	0	0	0	0

4.3 MULTI WORD DMA TIMING


True IDE Multiword DMA Mode Read/Write Timing

	Item	Mode 0 (ns)	Mode 1 (ns)	Mode 2 (ns)	Note
t _o	Cycle time (min)	480	150	120	1
t₀	-IORD / -IOWR asserted width (min)	215	80	70	1
t _∈	-IORD data access (max)	150	60	50	
t _F	-IORD data hold (min)	5	5	5	
t _G	-IORD/-IOWR data setup (min)	100	30	20	
t _H	-IOWR data hold (min)	20	15	10	
t _i	DMACK to -IORD/-IOWR setup (min)	0	0	0	
t J	-IORD / -IOWR to -DMACK hold (min)	20	5	5	
t _{KR}	-IORD negated width (min)	50	50	25	1
t _{KW}	-IOWR negated width (min)	215	50	25	1
t _{LR}	-IORD to DMARQ delay (max)	120	40	35	
t _{LW}	-IOWR to DMARQ delay (max)	40	40	35	
t _M	CS(1:0) valid to -IORD / -IOWR	50	30	25	
t _N	CS(1:0) hold	15	10	10	
t _Z	-DMACK	20	25	25	

Notes: 1) t_0 is the minimum total cycle time and t_D is the minimum command active time, while t_{KR} and t_{KW} are the minimum command recovery time or command inactive time for input and output cycles respectively. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of t_0 , t_{D} , t_{KR} , and t_{KW} shall be met. The minimum total cycle time requirement is greater than the sum of t_D and t_{KR} or t_{KW} , for input and output cycles respectively. This means a host implementation can lengthen either or both of t_D and either of t_{KR} , and t_{KW} as needed to ensure that t_0 is equal to or greater than the value reported in the device's identify device data. A CompactFlash Storage Card implementation shall support any legal host implementation.



Solutions for a Real Time World



- (1) If the Card cannot sustain continuous, minimum cycle time DMA transfers, it may negate DMARQ within the time specified from the start of a DMA transfer cycle to suspend the DMA transfers in progress and reassert the signal at a later time to continue the DMA operation.
- (2) This signal may be negated by the host to suspend the DMA transfer in progress.

ALL WAVEFORMS IN THIS DIAGRAM ARE SHOWN WITH THE ASSERTED STATE HIGH. NEGATIVE TRUE SIGNALS APPEAR INVERTED ON THE BUS RELATIVE TO THE DIAGRAM.

True IDE Multiword DMA Mode Read/Write Timing Diagram


5 PHYSICAL DIMENSIONS

Length	1.433 in. (36.4 mm)
Width	1.685 in. (42.8 mm)
Thickness	0.130 in. (3.3 mm)
Weight	1.16 oz. (33 gm)



Solutions for a Real Time World


5.1 PACKAGE DIMENSIONS





Solutions for a Real Time World

6. Part Number and Ordering Information



7. CONTACT INFORMATION

Corporate Headquarters

Unigen Corporation 45388 Warm Springs Boulevard Fremont, CA 94539

Telephone: 1.510.688.2088

Fax: 1.510.661.2788

Email: <u>Support@unigen.com</u>

Web: www.unigen.com

Customer Comment: 1.800.826.0808