SLIS110A - APRIL 2003 - REVISED MAY 2005

features

- Dual-Channel Knock Sensor Interface
- Programmable Input Frequency Prescaler (OSC_{IN})
- Serial Interface With Microprocessor (SPI)
- Programmable Gain
- Programmable Band-Pass Filter Center Frequency
- External Clock Frequencies up to 24 MHz
 4, 5, 6, 8, 10, 12, 16, 20, and 24 MHz
- Programmable Integrator Time Constants
- Operating Temperature Range –40°C to 125°C

applications

- Engine Knock Detector Signal Processing
- Analog Signal Processing With Filter Characteristics

description

The TPIC8101 is a dual-channel signal processing IC for detection of premature detonation in combustion engine. The two sensor channels are selectable through the SPI bus. The knock sensor typically provides an electrical signal to the amplifier inputs. The sensed signal is processed through a programmable band-pass filter to extract the frequency of interest (engine knock or ping signals). The band-pass filter eliminates any engine background noise associated with combustion. The engine background noise is typically low in amplitude compared to the predetonation noise.

The detected signal is full-wave rectified and integrated by use of the INT/HOLD signal. The digital output from the integration stage is either converted to an analog signal, passed through an output buffer, or be read directly by the SPI.

This analog buffered output may be interfaced to an A/D converter and read by the microprocessor. The digital output may be directly interfaced to the microprocessor.

The data from the A/D enables the system to analyze the amount of retard timing for the next spark ignition timing cycle.

With the microprocessor closed-loop system, advancing and retarding the spark timing optimize the load/RPM conditions for a particular engine (data stored in RAM).

DW PACKAGE (TOP VIEW)


V _{DD} \Box	1 20	CH1P
GND 🞞	2 19	CH1N
V _{ref}	3 18	CH1FB
OUT 🖂	4 17	CH2FB
NC 🖂	5 16	CH2N
NC 🗀	6 15	CH2P
INT/HOLD	7 14	TEST
cs 🖂	8 13	□□ SCLK
XIN 🗀	9 12	□□ SDI
XOUT 🖂	10 11	□□ SDO
		1



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram





Terminal Functions

	TERM	INAL		
NAME	NO.	TERMINAL TYPE (PULLUP/PULLDOWN)	DESCRIPTION	
V_{DD}	1	I	5-V input supply	
GND	2	I	Ground connection	
Vref	3	0	Supply reference generator with external bypass capacitor	
OUT	4	0	Buffered integrator output	
NC [†]	5, 6		No connection	
INT/HOLD	7	I / Pulldown	Selectable for integrate (high) or hold (low) mode (with internal pulldown)	
CS	8	I / Pullup	Chip select for SPI communications (active low with internal pullup)	
XIN	9	I	Inverter input for oscillator	
XOUT	10	0	Inverter output for oscillator	
SDO	11	0	Serial data output for SPI bus	
SDI	12	I / Pullup	Serial data input line	
SCLK	13	I / Pullup	SPI clock	
TEST	14	I / Pullup	Test mode (active low), open for normal operation	
CH2P	15	I	Positive input for amplifier #2	
CH2N	16	I	Negative input for amplifier #2	
CH2FB	17	0	Output of amplifier #2, for feedback connection	
CH1FB	18	0	Output of amplifier #1, for feedback connection	
CH1N	19	I	Negative input for amplifier #1	
CH1P	20	I	Positive input for amplifier #1	

[†] These terminals are to be used for test purposes only and are no connected in the system application. No signal traces should be connected to the NC terminals.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Regulated input voltage (see Notes 1 and 2), V _{DD}
Output voltage (see Notes 1 and 2), VO
Input voltage (see Notes 1 and 2), V _{IN} –0.3 V to 7 V
DC input current on terminals CH1P, CH1N, CH2P, and CH2N (see Notes 1 and 2), I _{IN} 2 mA
DC input voltage on terminals CH1P, CH1N, CH2P and CH2N (see Notes 1 and 2), V _{DCIN}
Thermal impedance junction to ambient, θ_{JA}
Continuous power dissipation, P _D
Electrostatic discharge susceptibility (see Note 3), V _(HBMESD)
Operating ambient temperature range, T _A —40°C to 125°C
Storage temperature range, T _{stq}
Lead temperature (soldering, 10 sec), T _{I FAD}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
 - 2. Absolute negative voltage on these terminals is not to go below -0.5 V.
 - 3. The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each terminal.

recommended operating conditions

	MIN	MAX	UNITS
Regulated input voltage, V _{DD}	-0.3	5.5	V
Output voltage, VO	-0.3	5.5	V
Input voltage, V _{IN}	0.05	V _{DD} – 0.05	V
DC input current on terminals CH1P, CH1N, CH2P, and CH2N, I _{IN}	-1	1	μΑ
DC input voltage on terminals CH1P, CH1N, CH2P, and CH2N, VDCIN		Vref, (V _{DD} /2)	V
Continuous power dissipation, PD		100	mW



dc electrical characteristics, V_{DD} = 5 V $\pm 5\%$, input frequency before prescaler = 4 MHz to 20 MHz ($\pm 0.5\%$), T_A = -40° C to 125°C (unless otherwise specified)

Winid0 Midpoint voltage VDD = 5 V; Isource = 2 mA 2.3 2.5 2.5! Vmid1 Midpoint voltage VDD = 5 V; Isink = 2 mA 2.4 2.5 2.5 Vmid2 Midpoint voltage VDD = 5 V; Isink = 2 mA 2.4 2.5 2.5 Rpull0 Internal pullup resistor \(\overline{\overline{CS}}\), SDI, SCLK, \(\overline{TEST}\) VIN = GND 30 Rpull1 Internal pulldown resistor \(\overline{CS}\), SDI, SCLK, \(\overline{TEST}\) Measured at GND and VDD, \(\overline{VDD}\) 20 Ilkg Input leakage current \(\overline{CS}\), SDI, SCLK, \(\overline{MSURFY}\) Measured at GND and VDD, \(\overline{VDD}\) 20 VIL Low-level input voltage INT/HOLD, \(\overline{CS}\), \(\overline{CS}\) 70% of VDD VIH High-level input voltage INT/HOLD, \(\overline{CS}\), \(\overline{CS}\) 70% of VDD VOH High-level output voltage SDO Isink = 4 mA, VDD = 5 V 4.4 VOH High-level output voltage SDO Isink = 4 mA, VDD = 5 V 4.4 VOH(XOUT) Low-level output voltage Isink = 500 µA, VDD = 4.5 V 1.5 VOH(XOUT) High-level output voltage Isource = 500 µA, V	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS	
Vmid0	DD(Q)	Quiescent current	V _{DD} = 5 V		7.5		mA	
Vmid	DD(OP)	Operating current	V _{DD} = 5 V, XIN = 8 MHz			20	mA	
Vmid2 Midpoint voltage VpD = 5 V, IL = 0 mA		Midpoint voltage	V _{DD} = 5 V, I _{Source} = 2 mA	2.3	2.5	2.55	V	
Vmid2 Midpoint voltage VpD = 5 V, IL = 0 mA	mid1	Midpoint voltage	V _{DD} = 5 V, I _{Sink} = 2 mA	2.4	2.5	2.7	V	
Rpull1		Midpoint voltage	V _{DD} = 5 V, I _L = 0 mA	2.4	2.5	2.6	V	
Input leakage current \(\overline{\overline	pull0	Internal pullup resistor CS, SDI, SCLK, TEST	V _{IN} = GND	30			kΩ	
Ikg	lpull1	Internal pulldown resistor INT/HOLD	$V_{IN} = V_{DD}$	20			kΩ	
VIL TEST, SDI, SCLK VDD VIH High-level input voltage INT/HOLD, CS, TEST, SDI, SCLK 70% of VDD VOL Low-level output voltage SDO Isink = 4 mA, VDD = 5 V 0.5 VOH High-level output voltage SDO Isource = 100 μA, VDD = 5 V 4.4 Ilkg(OL) Low-level leakage current SDO Measured at GND and VDD = 5 V, SDO in high impedance -10 10 VOL(XOUT) Low-level output voltage Isink = 500 μA, VDD = 4.5 V 1.3 VOH(XOUT) High-level output voltage Isource = 500 μA, VDD = 5 V 4.4 Vhyst Hysteresis voltage INT/HOLD, CS, XIN, SDI, SCLK, TEST 0.4 0.4 Input Amplifiers VDD = 5 V, Isource = 100 μA VDD = VDD - 0.05 0.02 VOH(1) CH1FB and CH2FB high-level output voltage VDD = 5 V, Isource = 2 mA VDD = 0.05 0.02 VOL(1) CH1FB and CH2FB low-level output voltage Isink = 100 μA 15 50 VOL(1) CH1FB and CH2FB low-level output voltage Isink = 100 μA 15 50 CATTEN Cross-coupling attenuation CH1FB and CH2FB and CH						±3	μΑ	
VIH TEST, SDI, SCLK VDD VOL Low-level output voltage SDO Isink = 4 mA, VDD = 5 V 0.3 VOH High-level output voltage SDO Isource = 100 μA, VDD = 5 V 4.4 Ilkg(OL) Low-level leakage current SDO Measured at GND and VDD = 5 V, SDO in high impedance -10 10 VOL(XOUT) Low-level output voltage Isink = 500 μA, VDD = 4.5 V 1.3 VOH(XOUT) High-level output voltage Isource = 500 μA, VDD = 5 V 4.4 Vhyst Hysteresis voltage INT/HOLD, CS, XIN, SDI, SCI, TEST 0.4 Input Amplifiers VDD = 5 V, Isource = 100 μA VDD - 0.05 0.02 VOH(1) CH1FB and CH2FB high-level output voltage Isource = 100 μA VDD - 0.05 0.02 VOL(1) CH1FB and CH2FB low-level output voltage Isource = 100 μA VDD - 0.05 0.02 VOL(1) CH1FB and CH2FB low-level output voltage Isource = 2 mA 50 0.05 CATTEN Cross-coupling attenuation CH1FB and charmality and ch						30% of V _{DD}		
VOH High-level output voltage SDO Isource = 100 μA, VDD = 5 V 4.4 Ilkg(OL) Low-level leakage current SDO Measured at GND and VDD = 5 V, SDO in high impedance 100 μA, VDD = 4.5 V 1.5 VOL(XOUT) Low-level output voltage Isink = 500 μA, VDD = 4.5 V 1.5 VOH(XOUT) High-level output voltage Isource = 500 μA, VDD = 5 V 4.4 Vhyst Hysteresis voltage INT/HOLD, CS, XIN, SDI, SCLK, TEST 0.4 Input Amplifiers VOH(1) CH1FB and CH2FB high-level output voltage VDD = 5 V, Isource = 100 μA VDD - 0.05 0.02 VOL(1) CH1FB and CH2FB low-level output voltage Isink = 100 μA VDD - 0.5 Isink = 100 μA 15 50 Isink = 2 mA 500 Av Open-loop gain 60 100 GBW Gain bandwidth product Input range 0.5 V to 4.5 V 1 2.6 VIN Input voltage range 0.05 VDD - 0.05 V(offset) Offset voltage at input CMRR Common-mode rejection ratio Inputs at Vmid fin = 0 to 20 kHz 60 80 Prescaler, XIN VDD = Vmin, oscillator inverter biased 450 VIN VIN VDD = Vmin, oscillator inverter biased 450 VIN VOD = Vmin, oscillator inverter biased 450 VIN VIN VDD = Vmin, oscillator inverter biased 450 VIN VI								
Ilkg(OL) Low-level leakage current SDO Measured at GND and V _{DD} = 5 V, SDO in high impedance 10	OL.	Low-level output voltage SDO	$I_{Sink} = 4 \text{ mA}, V_{DD} = 5 \text{ V}$			0.7	V	
Ilkg(OL) Low-level leakage current SDO SDO in high impedance -10 11	OH .	High-level output voltage SDO	I _{Source} = 100 μA, V _{DD} = 5 V	4.4			V	
VoH(XOUT) High-level output voltage Isource = 500 μA, VpD = 5 V 4.4 Vhyst Hysteresis voltage INT/HOLD, CS, XIN, SDI, SCLK, TEST 0.4 Input Amplifiers VDD = 5 V, Isource = 100 μA VDD = 0.05 0.02 VDD = 5 V, Isource = 100 μA VDD = 0.05 0.02 VDD = 5 V, Isource = 2 mA VDD = 0.5 VDD = 5 V, Isource = 2 mA VDD = 0.5 VDD = 5 V, Isource = 2 mA VDD = 0.5 Isink = 100 μA Isink = 2 mA 500 Isink = 2 mA 500 Av Open-loop gain 60 100 GBW Gain bandwidth product Input range 0.5 V to 4.5 V 1 2.6 VIN Input voltage range 0.05 VDD = 0.00 V(offset) Offset voltage at input -10 10 CMRR Common-mode rejection ratio Inputs at Vmid fin = 0 to 20 kHz 60 80 PM Phase margin Gain = 1, CL = 200 pF, RL = 100 kΩ 45 Prescaler, XIN VDD = Vmin, oscillator inverter biased 450 VOD = 5 V, Isource = 100 μA VDD = 5 V, Isource = 100 μA VDD = 100	kg(OL)	Low-level leakage current SDO		-10		10	μΑ	
Voltage Vol	OL(XOUT)	Low-level output voltage	$I_{Sink} = 500 \mu\text{A}, V_{DD} = 4.5 \text{V}$			1.5	V	
Voh(1) CH1FB and CH2FB high-level output voltage VDD = 5 V, ISource = 100 μA VDD - 0.05 0.02 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VDD = 5 V, ISource = 2 mA VDD - 0.5 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VDD = 5 V, ISource = 2 mA VDD - 0.5 0.05 VSOURCE = 2 mA SOURCE = 2 mA 0.05 0.05 VSOURCE = 2 mA SOURCE = 2 mA 0.05 0.05 VSOURCE = 2 mA SOURCE = 2 mA 0.05 0.05 VSOURCE = 2 mA SOURCE = 2 mA 0.05 0.05 VSOURCE = 2 mA SOURCE = 2 mA 0.05 0.05 VSOURCE = 2 mA 0.05 0.05 0.05 VSOU	OH(XOUT)	High-level output voltage	I _{Source} = 500 μA, V _{DD} = 5 V	4.4			V	
$V_{OH(1)} \text{CH1FB and CH2FB high-level output voltage} \begin{array}{c} V_{DD} = 5 \text{ V, } I_{Source} = 100 \text{ μA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 5 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ MA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ mA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ MA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ MA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ MA} \\ \hline V_{DD} = 2 \text{ V, } I_{Source} = 2 \text{ MA} \\ \hline V_{DD} = 2 \text{ V, } I_{DD} = 2 V$				0.4			V	
VOH(1) CH1FB and CH2FB high-level output voltage VDD = 5 V, Isource = 100 μA 0.05 0.02 VOL(1) CH1FB and CH2FB low-level output voltage Isink = 100 μA 15 50 CATTEN Cross-coupling attenuation CH1FB and CH2FB fin max(ch1) = 20 kHz, measured on channel 2 40 Av Open-loop gain 60 100 GBW Gain bandwidth product Input range 0.5 V to 4.5 V 1 2.6 VIN Input voltage range 0.05 VDD - 0.09 V(offset) Offset voltage at input -10 10 CMRR Common-mode rejection ratio Inputs at Vmid fin = 0 to 20 kHz 60 80 PM Phase margin Gain = 1, CL = 200 pF, RL = 100 kΩ 45 Prescaler, XIN	nput Amplific	ers		•			•	
$V_{OL(1)} \text{CH1FB and CH2FB low-level output voltage} \begin{array}{c ccccccccccccccccccccccccccccccccccc$	' 2	CH1FB and CH2FB high-level output voltage	V _{DD} = 5 V, I _{Source} = 100 μA				V	
VOL(1) CH1FB and CH2FB low-level output voltage $O(1)$ <th< td=""><td>OH(1)</td><td>V_{DD} = 5 V, I_{Source} = 2 mA</td><td></td><td></td><td></td><td>V</td></th<>	OH(1)		V _{DD} = 5 V, I _{Source} = 2 mA				V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		OUATE LOUGED L. L. L. L. L.	I _{Sink} = 100 μA		15	50	>/	
CATTEN CH2FB channel 2 40 Av Open-loop gain 60 100 GBW Gain bandwidth product Input range 0.5 V to 4.5 V 1 2.6 V_{IN} Input voltage range 0.05 $\frac{V_{DD}}{0.0!}$ $V_{(offset)}$ Offset voltage at input -10 10 CMRR Common-mode rejection ratio Inputs at $V_{mid} f_{in} = 0$ to 20 kHz 60 80 PM Phase margin Gain = 1, $C_L = 200 \text{ pF}$, $R_L = 100 \text{ k}\Omega$ 45 Prescaler, XIN	OL(1)	CHIFB and CH2FB low-level output voltage	I _{Sink} = 2 mA			500	mV	
G_{BW} Gain bandwidth product Input range 0.5 V to 4.5 V 1 2.6 V_{IN} Input voltage range 0.05 V_{DD}^{-1} V_{Offset} Offset voltage at input -10 10 CMRR Common-mode rejection ratio Inputs at $V_{mid} f_{in} = 0$ to 20 kHz 60 80 PM Phase margin Gain = 1, $C_L = 200 \text{ pF}$, $R_L = 100 \text{ k}\Omega$ 45 Prescaler, XIN	^ _ TTENI	, 0		40			dB	
VIN Input voltage range 0.05 $\frac{V_{DD}}{0.08}$ V(offset) Offset voltage at input -10 10 CMRR Common-mode rejection ratio Inputs at V_{mid} $f_{in} = 0$ to 20 kHz 60 80 PM Phase margin Gain = 1, C _L = 200 pF, R _L = 100 kΩ 45 Prescaler, XIN Volume in put pools applitude(1) VDD = V _{min} , oscillator inverter biased 450	١V	Open-loop gain		60	100		dB	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	BW	Gain bandwidth product	Input range 0.5 V to 4.5 V	1	2.6		MHz	
CMRR Common-mode rejection ratio Inputs at V_{mid} $f_{in} = 0$ to 20 kHz 60 80 PM Phase margin Gain = 1, $C_L = 200$ pF, $R_L = 100$ k Ω 45 Prescaler, XIN VDD = V_{min} , oscillator inverter biased V_{min}	'IN	Input voltage range		0.05		V _{DD} – 0.05	V	
PM Phase margin $Gain = 1$, $C_L = 200 \text{ pF}$, $R_L = 100 \text{ k}\Omega$ 45 Prescaler, XIN Variable Minimum input peak amplitude(1) $VDD = V_{min}$, oscillator inverter biased 450	(offset)	Offset voltage at input		-10		10	mV	
Prescaler, XIN VDD = Vmin, oscillator inverter biased 450	MRR	Common-mode rejection ratio	Inputs at V _{mid} f _{in} = 0 to 20 kHz	60	80		dB	
$V_{DD} = V_{min.}$ oscillator inverter biased	M	Phase margin	Gain = 1, $C_L = 200 \text{ pF}$, $R_L = 100 \text{ k}\Omega$	45			deg	
V_{OSC} Minimum input peak amplitude(1) $V_{DD} = V_{min, oscillator inverter biased feedback resistor 1 MΩ, fosc = 24 MHz} 150$	rescaler, XII	N						
	osc	Minimum input peak amplitude(1)	$V_{DD} = V_{min,}$ oscillator inverter biased feedback resistor 1 M Ω , $f_{OSC} = 24$ MHz	150			mV	
C _{IN} Input capacitance Assured by design	IN	Input capacitance	Assured by design			7	pF	
I _{Ikg(XIN)} Leakage current –1	kg(XIN)	Leakage current		-1		1	μΑ	

NOTE 1: 150-mV input amplitude on the 4-MHz clock input only applies if the feedback network is completed. Without the feedback network, the 4-MHz signal should be at 0-5V levels.



TPIC8101 KNOCK SENSOR INTERFACE SLIS110A - APRIL 2003 - REVISED MAY 2005

dc electrical characteristics, V_{DD} = 5 V $\pm 5\%$, input frequency before prescaler = 4 MHz to 20 MHz ($\pm 0.5\%$), T_A = -40° C to 125°C (unless otherwise specified) (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS			
Multiplexer	Multiplexer								
C _{ATTEN}	Cross-coupling attenuation (assured by design)	f _{in} max _(ch1) = 20 kHz, measured on channel 2	40			dB			
Anti-Aliasir	ng Filter					L			
f _C ‡	Cut-off frequency at –3 dB		35	45	55	kHz			
BW	Response 1 kHz to 20 kHz referenced to 1 kHz	70-mV RMS, input: CH1FB or CH2FB, output: OUT	-1	-0.5	1	dB			
ATTEN	Attenuation at 100 kHz referenced to 1 kHz	70-mV RMS, input: CH1FB or CH2FB, output: OUT	-10	-15		dB			
Analog-to-l	Digital Converter								
f _S	Sampling frequency	For all frequencies stated	198	200	202	kHz			
AR	Analog resolution		10			Bit			
ADNL	Differential linearity error (DNL)			1		Bit			
AINL	Linearity error (INL)			1		Bit			
Digital-to-A	nalog Converter		-						
fs(DA)	Sampling frequency		198	200	202	kHz			
DR	Resolution at 200 kHz		10			Bit			
DDNL	Differential linearity error (DNL)	(Vreset < DACout < 0.98 V _{DD})	-1		1	LSB			
DINL	Linearity error (INL)	(Vreset < DACout < 0.98 V _{DD})	-2.5		2.5	LSB			
DRNIL	Repeatability (for characterization purposes only)		-1		1	LSB			
Output Buf	fer		-						
Vон	High-level output voltage	V _{DD} = 5 V, I _{Source} = 2 mA	V _{DD} – 0.2	V _{DD} – 0.15		V			
V _{OL}	Low-level output voltage	V _{DD} = 5 V, I _{Sink} = 2 mA		120	175	mV			
Av	Open-loop gain	$I_O = \pm 2 \text{ mA}$	60	100		dB			
G	Output gain	$I_O = \pm 2 \text{ mA}$		1					
V _{ripple}	Ripple voltage	C _L = 0 to 22 nF, max slew rate, 12 mV/μs from Vreset to 4 V			10	mV			
t _S	Settling time	C _L = 0 to 22 nF, max slew rate, 12 mV/μs from Vreset to 4 V, output: ±0.5 LSB			20	μs			

[‡] f_C is programmable (see Table 1).

SLIS110A - APRIL 2003 - REVISED MAY 2005

ac electrical characteristics, V_{DD} = 5 V ±5%, T_A = -40°C to 125°C (unless otherwise specified)

	DESCRIPTION	MIN	TYP	MAX	UNITS
fSPI	SPI frequency			5	MHz
t1	Time from CS falling edge to SCLK rising edge	10			ns
t2	Time from CS falling edge to SCLK falling edge	80			ns
t3	Time for SCLK to go high	60			ns
t4	Time for SCLK to go low	60			ns
t5	Time from last SCLK falling edge to CS rising edge	80			ns
t6	Time from SDI valid to falling edge of SCLK	60			ns
t7	Time for SDI valid after falling edge of SCLK	10			ns
t8	Time after CS rises until INT/HOLD to go high	8			ns
t9	Time between two words for transmitting	170			ns
t10	Time for SDO valid after SDI on bus, at V _{DD} = 5 V and load = 20 pF			40	ns




Figure 1. Serial Peripherial Interface (SPI)

This is an 8-bit SPI protocol used to communicate with the microcontroller in the system for setting various operating parameters.

When \overline{CS} is held high, the signals on the SCLK and SDI lines are ignored and SDO is forced into a high-impedance state. SCLK must be low when \overline{CS} is asserted low.

On each falling edge of the SCLK pulse after $\overline{\text{CS}}$ is asserted low, the new byte is serially shifted into the register. The most significant bit (MSB) is shifted first. Only eight bits in a frame are acceptable. When a number of bits shifted is different than the value eight, the information is ignored and the register retains the old setting.

The shift register transfers the data into a latch register after the eighth SCLK clock pulse and when \overline{CS} transitions from low to high (see Figure 1).

The function of the integration mode is to ignore any SPI frame transmission when the INT/HOLD bit = 1. In the hold mode with INT/HOLD = 0, all necessary bytes may be transmitted.



SLIS110A - APRIL 2003 - REVISED MAY 2005

function principle

The TPIC8101 is designed for knock sensor signal conditioning in automotive applications. The device is an analog interface between the engine acoustical sensors or accelerometers and the fuel management systems of a gasoline engine. The two wide-band amplifiers process signals from the piezoelectric sensors. Outputs of the amplifiers feed a channel select mux switch and then a 3rd order antialiasing filter. This signal is converted using an analog-to-digital conversion (10 bits with a sampling frequency of 200 kHz) prior to the gain stage.

The gain stage is adjustable via the SPI to compensate for the knock energies. The gain setting is selectable up to 64 values ranging from 0.111 to 2.0.

The output of the gain stage feeds a band-pass filter circuit to process the particular frequency component associated with the engine and transducer.

The band-pass filter has a gain of two and a center frequency range between 1.22 kHz and 19.98 kHz (64-bit selection). The output from this stage is internally clamped.

The output from the band-pass filter is full-wave rectified with its output clamped below V_{DD} .

The full-wave rectified signals are integrated using an integrator time constant set by the SPI and integration time window set by the pulse width of INT/HOLD. At the start of each knock window, the integrator output is reset. The output of the integrator is internally clamped and the digital output may be directly interfaced to the microprocessor.

The integrated signal is converted to an analog format by a 10-bit DAC. The microprocessor may interface to this signal, reads this data, and adjusts the spark ignition timing to optimize fuel efficiency related to load versus engine RPM.

description of the functional terminals

supply voltage (V_{DD})

The V_{DD} terminal is the input supply for the IC, typically 5 V \pm 5% tolerant. A noise filter capacitor of 4.7 μ F (typ) is required on this terminal to ensure stability of the internal circuits.

ground (GND)

The GND terminal is connected to the system ground rail.

reference supply (V_{ref})

The V_{ref} is an internally generated supply reference voltage for biasing the amplifier inputs. The terminal is used to decouple any noise in the system by placing an external capacitor of 22 nF (typ).

buffered integrator output (OUT)

The OUT terminal is the output of the integrated signal. This is an analog signal interfaced to the microprocessor A/D channel for data acquisition. A capacitor of 2.2 nF is used to stabilize the signal output.

integration/hold mode selection (INT/HOLD)

The INT/HOLD is an input control signal from the microprocessor to select either to integrate the sensed signal or to hold the data for acquisition. There is an internal pulldown on this terminal (default HOLD mode).

chip select for SPI (CS)

The $\overline{\text{CS}}$ terminal allows serial communication to the IC through the SPI from a master controller. The chip select is active low with an internal pullup (default inactive).



description of the functional terminals (continued)

oscillator input (XIN)

The XIN terminal is the input to the inverter used for the oscillator circuit. An external clock signal from the MCU, crystal, or ceramic resonator is configured with resistors and capacitors. To bias the inverter, a resistor (1 $M\Omega$ typ) is placed across XIN and XOUT.

This clock signal is prescaled to set the internal sampling frequency of the A/D converter.

oscillator output (XOUT)

The XOUT terminal is the output of the inverter used for the oscillator circuit.

data output (SDO)

The SDO output is the SPI data bus reporting information back to the microprocessor. This is a 3-state output with the output set to high-impedance mode when \overline{CS} is pulled to V_{DD} . The high-impedance state can also be programmed by setting a bit in the prescale word which takes precedence over the \overline{CS} setting. The output is disabled when the \overline{CS} terminal is pulled high (V_{DD}) .

data input (SDI)

The SDI terminal is the communication interface for data transfer between the master and slave components. The SDI has an internal pullup to V_{DD}; the data stream is in 8-bit word format.

serial clock (SCLK)

The SCLK output signal is used for synchronous communication of data. Typically, the output from the master clock is low with the IC having an internal pullup resistor to V_{DD} . The data is clocked to the internal shift register on the falling clock edge.

test (TEST)

The $\overline{\text{TEST}}$ terminal, when pulled low, allows the IC to enter the test mode. During normal operation, this terminal is left open or tied high (V_{DD}). There is an internal pullup to V_{DD} (default).

feedback output for amplifiers (CH1FB and CH2FB)

The CHXFB are amplifier outputs for the sensor signals. The gain of the respective amplifiers is set using the CHXFB and CHX input terminals (see Figure 1).


input amplifiers (CH1P, CH1N, CH2P, and CH2N)

CH1P, CH1N, CH2P, and CH2N are the inputs for the two amplifiers which interface to the external knock sensors.

The gain is set by external resistors R1 and R2. The inputs and outputs of the amplifier are rail-to-rail compatible to the supply V_{DD} .

An internal multiplexer selects the desired sensor signal to process programmable through the SPI.





NOTE: The series capacitor C is not mandatory and may be removed in some application circuits.

Figure 2. Input Signal Configuration

Table 1. Integrator Programming

DECIMAL VALUE (D4D0)	INTEGRATOR TIME CONSTANT (μSEC)	BAND-PASS FREQUENCY (kHz)	GAIN	DECIMAL VALUE (D5D0)	BAND-PASS FREQUENCY (kHz)	GAIN
0	40	1.22	2	32	4.95	0.421
1	45	1.26	1.882	33	5.12	0.4
2	50	1.31	1.778	34	5.29	0.381
3	55	1.35	1.684	35	5.48	0.364
4	60	1.4	1.6	36	5.68	0.348
5	65	1.45	1.523	37	5.9	0.333
6	70	1.51	1.455	38	6.12	0.32
7	75	1.57	1.391	39	6.37	0.308
8	80	1.63	1.333	40	6.64	0.296
9	90	1.71	1.28	41	6.94	0.286
10	100	1.78	1.231	42	7.27	0.276
11	110	1.87	1.185	43	7.63	0.267
12	120	1.96	1.143	44	8.02	0.258
13	130	2.07	1.063	45	8.46	0.25
14	140	2.18	1	46	8.95	0.236
15	150	2.31	0.944	47	9.5	0.222
16	160	2.46	0.895	48	10.12	0.211
17	180	2.54	0.85	49	10.46	0.2
18	200	2.62	0.81	50	10.83	0.19
19	220	2.71	0.773	51	11.22	0.182
20	240	2.81	0.739	52	11.65	0.174
21	260	2.92	0.708	53	12.1	0.167
22	280	3.03	0.68	54	12.6	0.16
23	300	3.15	0.654	55	13.14	0.154



KNOCK SENSOR INTERFACE SLIS110A – APRIL 2003 – REVISED MAY 2005

Table 1. Integrator Programming (Continued)

DECIMAL VALUE (D4D0)	INTEGRATOR TIME CONSTANT (μSEC)	BAND-PASS FREQUENCY (kHz)	GAIN	DECIMAL VALUE (D5D0)	BAND-PASS FREQUENCY (kHz)	GAIN
24	320	3.28	0.63	56	13.72	0.148
25	360	3.43	0.607	57	14.36	0.143
26	400	3.59	0.586	58	15.07	0.138
27	440	3.76	0.567	59	15.84	0.133
28	480	3.95	0.548	60	16.71	0.129
29	520	4.16	0.5	61	17.67	0.125
30	560	4.39	0.471	62	18.76	0.118
31	600	4.66	0.444	63	19.98	0.111

PRINCIPLES OF OPERATION

system transfer equation

The output voltage may be derived from:

$$V_{O} = V_{IN} \times A_{IN} \times A_{P} \times A_{BP} \times A_{INT} \times \frac{t_{INT}}{\tau_{C}} \times A_{O} + V_{RESET}$$

where:

V_{IN} = Input voltage peak (amplitude)

V_O = Output voltage

A_{IN} = Input amplifier gain setting

A_P = Programmable gain setting

A_{BP} = Gain of band-pass filter

A_{INT} = Gain of integrator

 t_{INT} = Integration time from 0.5 ms to 10 ms

A_O = Output buffer gain

 τ_C = Programmable integrator time constant

V_{RESET} = Reset voltage from which the integration operation starts

If $A_{BP} = A_{INT} = 2$ and $A_{IN} = A_O = 1$,

then

$$V_{O} = V_{IN} \times A_{P} \times \frac{8}{\Pi} \times \frac{t_{INT}}{\tau_{C}} + V_{RESET}$$

programming in normal mode ($\overline{TEST} = 1$)

To enable programming in the normal mode, the TEST terminal must be high. Communication is through the SPI and the CS terminal is used to enable the IC. The information on the SDI line consists of two parts: address and data

After power up, the SPI is in default mode (see Table 2).

default SPI mode

The SPI is in the default mode on the power up sequence. In this case, the SDO directly equals the SDI (echo function). In this mode, five commands can be transmitted by the master controller to configure the IC (see Table 2).



PRINCIPLES OF OPERATION

Table 2. Default SPI Mode

NO.	CODE	COMMAND (t)	DATA	RESPONSE (t)
1	010 D[4:0]	Set the prescaler and SDO status	OSC _{IN} frequency D[4:1]=0000=> 4 MHz D[4:1]=0001=> 5 MHz D[4:1]=0010=> 6 MHz D[4:1]=0011=> 8 MHz D[4:1]=0100=> 10 MHz D[4:1]=0101=> 12 MHz D[4:1]=0110=> 16 MHz D[4:1]=0111=> 20 MHz D[4:1]=0111=> 20 MHz D[4:1]=1000=> 24 MHz D[0]=0 => SDO active D[1]=1=> SDO high impedance	SDI (010 D[4:0])
2	1110 000 D[0]	Select the channel	D[0]=0 => Channel 1 selected D[1]=1=> Channel 2 selected	SDI (1110 000 D[0])
3	00 D[5:0]	Set the band-pass center frequency	D[5:0] (see Table 1)	SDI (00 D[5:0])
4	10 D[5:0]	Set the gain	D[5:0] (see Table 1)	SDI (10 D[5:0])
5	110 D[4:0]	Set the integration time constant	D[4:0] (see Table 1)	SDI (100 D[4:0])
6	0111 0001	Set SPI configuration to the advanced mode	None	SDI (0111 0001)

NOTE: Command #6 is to enter into the advanced mode.

advanced SPI mode

The advanced SPI mode has additional features to the default SPI mode. A control byte is written to the SDI and shifted with the MSB first. The response byte on the SDO is shifted out with the MSB first. The response byte corresponds to the previous command. Therefore, the SDI shifts in a control byte n and shifts out a response command byte n-1. Each control/response pair of commands requires two full 8-bit shift cycles to complete a transmission. The control bytes with the expected response are shown in Table 3.

In the advanced SPI mode, only a power-down condition may reset the SPI mode to the default state on the subsequent power-up cycle.



PRINCIPLES OF OPERATION

Table 3. Advanced SPI Mode

NO.	CODE	COMMAND (t)	DATA	RESPONSE (t)
1	010 D[4:0]	Set the prescaler and SDO status	OSC _{IN} frequency D[4:1]=0000=> 4 MHz D[4:1]=0001=> 5 MHz D[4:1]=0010=> 6 MHz D[4:1]=0011=> 8 MHz D[4:1]=0100=> 10 MHz D[4:1]=0101=> 12 MHz D[4:1]=0110=> 16 MHz D[4:1]=0111=> 20 MHz D[4:1]=1111=> 20 MHz D[4:1]=1000=> 24 MHz D[0]=0=> SDO active D[1]=1=> SDO high impedance	Byte 1 (D7 to D0) of the digital integrator output
2	1110 000 D[0]	Select the channel	D[0]=0 => Channel 1 selected D[1]=1=> Channel 2 selected	D9 to D8 of digital integrator output followed by six zeros
3	00 D[5:0]	Set the band-pass center frequency	D[5:0] (see Table 1)	Byte 1 (MSB) of the 00000001
4	10 D[5:0]	Set the gain	D[5:0] (see Table 1)	Byte 2 (LSB) 11100000
5	110 D[4:0]	Set the integration time constant	D[4:0] (see Table 1)	SPI configuration (MSB)01110001(LSB)
6	0111 0001	Set SPI configuration to the advanced mode	None	Inverted SPI configuration (MSB)10001110(LSB)

digital data output from the TPIC8101

digital output

- Digital integrator output (10 bits, D[9:0])
- First response byte (MSB): 8 bits for D7 to D0 of the integrator output
- Second response byte (LSB): 2 bits for D9 to D8 of the integrator output followed by six zeros



programming examples

prescaler/SDO status

• 01000101 programs an input frequency of 6 MHz with SDO terminal in high impedance.

channel selection

• 1110001 selects channel 2.

band-pass frequency

• 00100111 programs a band-pass filter with center frequency of 6.37 kHz.

gain control

• 10010100 programs the gain with attenuation of 0.739.

integrator time constant

• 11000011 programs integrator time constant of 55 μs. The binary values are in Table 1 through Table 3.

programming in TEST mode ($\overline{TEST} = 0$)

To enter test mode, the TEST terminal must be low. See Table 4 for the signal that may be accessed in this mode.

Table 4. Programming in TEST Mode

NO.	TEST DESCRIPTION	SDI COMMAND MSBLSB	RESPONSE	NOTE
T1	AAF individual test	1111 0000	ADC clock	Deactivates the input and output op amps AAF input connected to CH1FB terminal AAF output connected to OUT terminal
T2	In-line test to AAF output	1111 0000	None	Deactivates the output op amp AAF output connected to OUT terminal
Т3	Output buffer individual test	1111 0010	None	Opens the feedback loop of the output buffer and deactivates the input op amp and AAF CH1FB connected to positive input terminal of op amp CH2FB connected to negative input terminal of op amp
T4	ADC/DAC individual test (with the output buffer)	1111 0011	ADC data	Deactivates the input op amps and AAF INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC shifted in from SDI terminal
T5	ADC/DAC individual test (without the output buffer)	1111 0100	ADC data	Deactivates the input op amps, AAF, and output buffer INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC is shifted in from SDI terminal
Т6	In-line test to ADC output	1111 0011	ADC data	INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC shifted in from SDI terminal
T7	Reading of digital clamp flag	1111 1000	Clamp flag D[2:0]	Implies command 6 (advanced SPI mode) D[0]: Gain stage clamp status D[1]: BPF stage clamp status D[2]: INT stage clamp status D=0 => No clamp activated D=1 => Clamp activated



TYPICAL CHARACTERISTICS




Figure 3. Amplified Input Signal Process





Figure 4. Input Signal Processing



application schematic



NOTE: R1 is greater than 25 k Ω .





PACKAGE OPTION ADDENDUM

10-Nov-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type		Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPIC8101DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR/ Level-1-235C-UNLIM	-40 to 125	TPIC8101DW	Samples
TPIC8101DWG4	ACTIVE	SOIC	DW	20		TBD	Call TI	Call TI			Samples
TPIC8101DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR/ Level-1-235C-UNLIM	-40 to 125	TPIC8101DW	Samples
TPIC8101DWRG4	ACTIVE	SOIC	DW	20		TBD	Call TI	Call TI			Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Nov-2013


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC8101DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 26-Jan-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC8101DWR	SOIC	DW	20	2000	367.0	367.0	45.0

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>