



April 2005  
Revised May 2005

## FIN24A

### $\mu$ SerDes

## Low Voltage 24-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)

### General Description

The FIN24A allows for a pair of SerDes to interleave data from two different data sources going opposite directions or standard bi-directional interface operation. The bi-directional data flow is controlled through use of a direction (DIRI) control pin. The devices can be configured to operate in a unidirectional mode only by hardwiring the DIRI pin. An internal PLL generates the required bit clock frequency for transfer across the serial link. The FIN24A supports multiple input frequency ranges which are selected by the S1 and S2 control pins. Options exist for dual or single PLL operation dependent upon system operational parameters. The device has been designed for low power operation and utilizes Fairchild Low Power LVDS interface. The device also supports an ultra low power Power-Down mode for conserving power in battery operated applications.

### Features

- Low power consumption
- Low power standards based LVDS differential interface
- LVCMS parallel I/O interface
  - 2 mA source/sink current
  - Over-voltage tolerant control signals
- I/O Power Supply range between 1.65V and 3.6V
- Analog Power Supply range of 2.775V  $\pm$  5%
- Multi-Mode operation allows for a single device to operate as Serializer or Deserializer
- Internal PLL with no external components
- Standby Power-Down mode support
- Small footprint 40-terminal MLP packaging
- Built in differential termination
- Supports external CKREF frequencies between 2MHz and 30MHz
- Serialized data rate up to 780Mb/s

### Ordering Code:


Order Number	Package Number	Package Description
FIN24AGFX (Preliminary)	BGA042A	Pb-Free 42-Ball Ultra Small Scale Ball Grid Array (USS-BGA), JEDEC MO-195, 3.5mm Wide
FIN24AMLX	MLP040A	Pb-Free 40-Terminal Molded Leadless Package (MLP), Quad, JEDEC MO-220, 6mm Square

Pb-Free package per JEDEC J-STD-020B.  
BGX and MLP packages available in Tape and Reel only.

$\mu$ SerDes™ is a trademark of Fairchild Semiconductor Corporation.


FIN24A

## Functional Block Diagram



## Connection Diagram

Terminal Assignments for MLP



(Top View)

## Terminal Description

Terminal Name	I/O Type	Number of Terminals	Description of Signals
DP[1:20]	I/O	20	LVC MOS Parallel I/O. Direction controlled by DIRI pin
DP[21:22]	I	2	LVC MOS Parallel Unidirectional Inputs
DP[23:24]	O	2	LVC MOS Unidirectional Parallel Outputs
CKREF	IN	1	LVC MOS Clock Input and PLL Reference
STROBE	IN	1	LVC MOS Strobe Signal for Latching Data into the Serializer
CKP	OUT	1	LVC MOS Word Clock Output
DSO+ / DSI- DSO- / DSI+	DIFF-I/O	2	LpLVDS Differential Serial I/O Data Signals (Note 1) DSO: Refers to output signal pair DSI: Refers to input signal pair DSO(I)+: Positive signal of DSO(I) pair DSO(I)-: Negative signal of DSO(I) pair
CKSI+, SKSI-	DIFF-IN	2	LpLVDS Differential Deserializer Input Bit Clock CKSI: Refers to signal pair CKSI+: Positive signal of CKSI pair CKSI-: Negative signal of CKSI pair
CKSO+, SKSO-	DIFF-OUT	2	LpLVDS Differential Serializer Output Bit Clock CKSO: Refers to signal pair CKSO+: Positive signal of CKSO pair CKSO-: Negative signal of CKSO pair
S1	IN	1	LVC MOS Mode Selection terminals used to select
S2	IN	1	Frequency Range for the RefClock, CKREF
DIRI	IN	1	LVC MOS Control Input Used to control direction of Data Flow: DIRI = "1" Serializer, DIRI = "0" Deserializer
DIRO	OUT	1	LVC MOS Control Output Inversion of DIRI
V <sub>DDP</sub>	Supply	1	Power Supply for Parallel I/O and Translation Circuitry
V <sub>DDS</sub>	Supply	1	Power Supply for Core and Serial I/O
V <sub>DDA</sub>	Supply	1	Power Supply for Analog PLL Circuitry
GND	Supply	0	Use Bottom Ground Plane for Ground Signals

**Note 1:** The DSO/DSI serial port pins have been arranged such that when one device is rotated 180 degrees with respect to the other device the serial connections will properly align without the need for any traces or cable signals to cross. Other layout orientations may require that traces or cables cross.

## Control Logic Circuitry

The FIN24A has the ability to be used as a 24-bit Serializer or a 24-bit Deserializer. Pins S1 and S2 must be set to accommodate the clock reference input frequency range of the serializer. The table below shows the pin programming of these options based on the S1 and S2 control pins. The DIRI pin controls whether the device is a serializer or a deserializer. When DIRI is asserted LOW, the device is configured as a deserializer. When the DIRI pin is asserted HIGH, the device will be configured as a serializer. Changing the state on the DIRI signal will reverse the direction of the I/O signals and generate the opposite state signal on DIRO. For unidirectional operation the DIRI pin should be hardwired to the HIGH or LOW state and the DIRO pin should be left floating. For bi-directional operation the DIRI of the master device will be driven by the system and the DIRO signal of the master will be used to drive the DIRI of the slave device.

### Serializer/Deserializer with Dedicated I/O Variation

The serialization and deserialization circuitry is setup for 24 bits. Because of the dedicated inputs and outputs only 22

bits of data are ever serialized or deserialized. Regardless of the mode of operation the serializer is always sending 24 bits of data plus 2 boundary bits and the deserializer is always receiving 24 bits of data and 2 word boundary bits. Bits 23 and 24 of the serializer will always contain the value of zero and will be discarded by the deserializer. DP[21:22] input to the serializer will be deserialized to DP[23:24] respectively.

### Turn-Around Functionality

The device passes and inverts the DIRI signal through the device asynchronously to the DIRO signal. Care must be taken by the system designer to insure that no contention occurs between the deserializer outputs and the other devices on this port. Optimally the peripheral device driving the serializer should be put into a HIGH Impedance state prior to the DIRI signal being asserted.

When a device with dedicated data outputs turns from a deserializer to a serializer the dedicated outputs will remain at the last logical value asserted. This value will only change if the device is once again turned around into a deserializer and the values are overwritten.

TABLE 1. Control Logic Circuitry

Mode Number	S2	S1	DIRI	Description
0	0	0	x	Power-Down Mode
1	0	1	1	24-Bit Serializer 2MHz to 5MHz CKREF
	0	1	0	24-Bit Deserializer
2	1	0	1	24-Bit Serializer 5MHz to 15MHz CKREF
	1	0	0	24-Bit Deserializer
3	1	1	1	24-Bit Serializer 10MHz to 30MHz CKREF
	1	1	0	24-Bit Deserializer

**Serializer Operation: (Figure 1)****Modes 1, 2, or 3****DIRI equals 1****CKREF equals STROBE**

The PLL must receive a stable CKREF signal in order to achieve lock prior to any valid data being sent. The CKREF signal can be used as the data STROBE signal provided that data can be ignored during the PLL lock phase.

Once the PLL is stable and locked the device can begin to capture and serialize data. Data will be captured on the rising edge of the STROBE signal and then serialized. The serialized data stream is synchronized and sent source synchronously with a bit clock with an embedded word boundary. When operating in this mode the internal deserializer circuitry is disabled including the serial clock, serial data input buffers, the bi-directional parallel outputs and the CKP word clock. The CKP word clock will be driven HIGH.

**Serializer Operation: (Figure 2)****DIRI equals 1****CKREF does not equal STROBE**

If the same signal is not used for CKREF and STROBE, then the CKREF signal must be run at a higher frequency than the STROBE rate in order to serialize the data correctly. The actual serial transfer rate will remain at 26 times the CKREF frequency. A data bit value of zero will be sent when no valid data is present in the serial bit stream. The operation of the serializer will otherwise remain the same.

The exact frequency that the reference clock needs to run at will be dependent upon the stability of the CKREF and STROBE signal. If the source of the CKREF signal implements spread spectrum technology then the maximum frequency of this spread spectrum clock should be used in calculating the ratio of STROBE frequency to the CKREF frequency. Similarly if the STROBE signal has significant cycle-to-cycle variation then the maximum cycle-to-cycle time needs to be factored into the selection of the CKREF frequency.

**Serializer Operation: (Figure 3)****DIRI equals 1****No CKREF**

A third method of serialization can be done by providing a free running bit clock on the CKSI signal. This mode is enabled by grounding the CKREF signal and driving the DIRI signal HIGH.

At power-up the device is configured to accept a serialization clock from CKSI. If a CKREF is received then this device will enable the CKREF serialization mode. The device will remain in this mode even if CKREF is stopped. To re-enable this mode the device must be powered down and then powered back up with a "logic 0" on CKREF.

## Power-Down Mode: (Mode 0)

Mode 0 is used for powering down and resetting the device. When both of the mode signals are driven to a LOW state the PLL and references will be disabled, differential input buffers will be shut off, differential output buffers will be placed into a HIGH impedance state, LVCMS outputs will be placed into a HIGH impedance state and LVCMS inputs will be driven to a valid level internally. Additionally all internal circuitry will be reset. The loss of CKREF state is also enabled to insure that the PLL will only power-up if there is a valid CKREF signal.

In a typical application mode signals of the device will typically not change states other than between the desired frequency range and the power-down mode. This allows for system level power-down functionality to be implemented via a single wire for a SerDes pair. The S1 and S2 selection signals that have their operating mode driven to a "logic 0" should be hardwired to GND. The S1 and S2 signals that have their operating mode driven to a "logic 1" should be connected to a system level power-down signal.

## Serializer Operation Mode

The serializer configurations are described in the following sections. The basic serialization circuitry works essentially identical in these modes but the actual data and clock streams will differ dependent on if CKREF is the same as the STROBE signal or not. When it is stated that CKREF = STROBE this means that the CKREF and STROBE signals have an identical frequency of operation but may or may not be phase aligned. When it is stated that CKREF does not equal STROBE then each signal is distinct and CKREF must be running at a frequency high enough to avoid any loss of data condition. CKREF must never be a lower frequency than STROBE.

## Serializer Operation Mode (Continued)




FIGURE 1. Serializer Timing Diagram (CKREF equals STROBE)




FIGURE 2. Serializer Timing Diagram (CKREF does not equal STROBE)




FIGURE 3. Serializer Timing Diagram Using Provided Bit Clock (No CKREF)

## Deserializer Operation Mode

The operation of the deserializer is only dependent upon the data received on the DSI data signal pair and the CKSI clock signal pair. The following two sections describe the operation of the deserializer under two distinct serializer source conditions. References to the CKREF and STROBE signals refer to the signals associated with the serializer device used in generating the serial data and clock signals that are inputs to the deserializer.

When operating in this mode the internal serializer circuitry is disabled including the parallel data input buffers. If there is a CKREF signal provided then the CKSO serial clock will continue to transmit bit clocks.

### Deserializer Operation:

#### DIRI equals 0

##### (Serializer Source: CKREF equals STROBE)

When the DIRI signal is asserted LOW the device will be configured as a deserializer. Data will be captured on the serial port and deserialized through use of the bit clock sent with the data. The word boundary is defined in the actual clock and data signal. Parallel data will be generated at the time the word boundary is detected. The falling edge of CKP will occur approximately 6 bit times after the falling edge of CKSI. The rising edge of CKP will go high approximately 13 bit times after CKP goes LOW. The rising edge

of CKP will be generated approximately 13 bit times later. When no embedded word boundary occurs then no pulse on CKP will be generated and CKP will remain HIGH.

### Deserializer Operation:

#### DIRI equals 0

##### (Serializer Source: CKREF does not equal STROBE)

The logical operation of the deserializer remains the same regardless of if the CKREF is equal in frequency to the STROBE or at a higher frequency than the STROBE. The actual serial data stream presented to the deserializer will however be different because it will have non-valid data bits sent between words. The duty cycle of CKP will vary based on the ratio of the frequency of the CKREF signal to the STROBE signal. The frequency of the CKP signal will be equal to the STROBE frequency. The falling edge of CKP will occur 6 bit times after the data transition. The LOW time of the CKP signal will be equal to  $\frac{1}{2}$  (13 bit times) of the CKREF period. The CKP HIGH time will be equal to STROBE period –  $\frac{1}{2}$  of the CKREF period. Figure 5 is representative of a waveform that could be seen when CKREF is not equal to STROBE. If CKREF was significantly faster then additional non-valid data bits would occur between data words.




FIGURE 4. Deserializer Timing Diagram  
(Serializer Source: CKREF equals STROBE)




FIGURE 5. Deserializer Timing Diagram  
(Serializer Source: CKREF does not equal STROBE)

## Embedded Word Clock Operation

The FIN24A sends and receives serial data source synchronously with a bit clock. The bit clock has been modified to create a word boundary at the end of each data word. The word boundary has been implemented by skipping a low clock pulse. This appears in the serial clock stream as 3 consecutive bit times where signal CKSO remains HIGH. In order to implement this sort of scheme two extra data bits are required. During the word boundary phase the data will toggle either HIGH-then-LOW or LOW-then-HIGH dependent upon the last bit of the actual data word. Table 2 provides some examples showing the actual data word and the data word with the word boundary bits added. Note that a 24-bit word will be extended to 26-bits during serial trans-

mission. Bit 25 and Bit 26 are defined with-respect-to Bit 24. Bit 25 will always be the inverse of Bit 24, and Bit 26 will always be the same as Bit 24. This insures that a "0" → "1" and a "1" → "0" transition will always occur during the embedded word phase where CKSO is HIGH.

The serializer generates the word boundary data bits and the boundary clock condition and embeds them into the serial data stream. The deserializer looks for the end of the word boundary condition to capture and transfer the data to the parallel port. The deserializer only uses the embedded word boundary information to find and capture the data. These boundary bits are then stripped prior to the word being sent out of the parallel port.

TABLE 2. Word Boundary Data Bits

24-Bit Data Words		24-Bit Data Word with Word Boundary	
Hex	Binary	Hex	Binary
3FFFFFFh	0011 1111 1111 1111 1111 1111b	1FFFFFFh	01 1111 1111 1111 1111 1111b
155555h	0101 0101 0101 0101 01010 0101b	115555h	01 0101 0101 0101 0101 0101b
xxxxxxh	0xxx xxxx xxxx xxxx xxxx xxxx b	1xxxxxh	01 0xxx xxxx xxxx xxxx xxxx xxxx b

## LVC MOS Data I/O

The LVC MOS input buffers have a nominal threshold value equal to  $\frac{1}{2}$  of  $V_{DDP}$ . The input buffers are only operational when the device is operating as a serializer. When the device is operating as a deserializer the inputs are gated off to conserve power.

The LVC MOS 3-STATE output buffers are rated for a source/sink current of 2 mA at 1.8V. The outputs are active when the DIRI signal is asserted LOW. When the DIRI signal is asserted HIGH the bi-directional LVC MOS I/Os will be in a HIGH-Z state. Under purely capacitive load conditions the output will swing between GND and  $V_{DDP}$ .

The LVC MOS I/O buffers incorporate bushold functionality to allow for pins to maintain state when they are not driven. The bushold circuitry only consumes power during signal transitions.




FIGURE 6. LVC MOS I/O

## Differential I/O Circuitry

The differential I/O circuitry is a low power variant of LVDS. The differential outputs operate in the same fashion as LVDS by sourcing and sinking a balanced current through the output pair. Like LVDS an input source termination resistor is required to develop a voltage at the differential input pair. The FIN24A device incorporates an internal termination resistor on the CKSI receiver and a gated internal termination resistor on the DS input receiver. The gated termination resistor insures proper termination regardless of direction of data flow.

During power-down mode the differential inputs will be disabled and powered down and the differential outputs will be placed in a HIGH-Z state.




FIGURE 7. Bi-directional Differential I/O Circuitry

## PLL Circuitry

The CKREF input signal is used to provide a reference to the PLL. The PLL will generate internal timing signals capable of transferring data at 26 times the incoming CKREF signal. The output of the PLL is a Bit Clock that is used to serialize the data. The bit clock is also sent source synchronously with the serial data stream.

There are two ways to disable the PLL. The PLL can be disabled by entering the Mode 0 state ( $S1 = S2 = 0$ ). The PLL will disable immediately upon detecting a LOW on both the  $S1$  and  $S2$  signals. When any of the other modes are entered by asserting either  $S1$  or  $S2$  HIGH and by pro-

viding a CKREF signal the PLL will power-up and goes through a lock sequence. One must wait the specified number of clock cycles prior to capturing valid data into the parallel port.

An alternate way of powering down the PLL is by stopping the CKREF signal either HIGH or LOW. Internal circuitry detects the lack of transitions and shuts the PLL and serial I/O down. Internal references will not however be disabled allowing for the PLL to power-up and re-lock in a lesser number of clock cycles than when exiting Mode 0. When a transition is seen on the CKREF signal the PLL will once again be reactivated.

## Application Mode Diagrams

### Unidirectional Data Transfer




FIGURE 8. Simplified Block Diagram for Unidirectional Serializer and Deserializer

Figure 8 shows the basic operation diagram when a pair of SerDes is configured in an unidirectional operation mode.

#### Master Operation: The device will...

(Please refer to Figure 8)

1. During power-up the device will be configured as a serializer based on the value of the DIRI signal.
2. Accept CKREF\_M word clock and generate a bit clock with embedded word boundary. This bit clock will be sent to the slave device through the CKSO port.
3. Receive parallel data on the rising edge of STROBE\_M.
4. Generate and transmit serialized data on the DS signals which is source synchronous with CKSO.
5. Generate an embedded word clock for each strobe signal.

#### Slave Operation: The device will...

1. Be configured as a deserializer at power-up based on the value of the DIRI signal.
2. Accept an embedded word boundary bit clock on CKSI.
3. Deserialize the DS Data stream using the CKSI input clock.
4. Write parallel data onto the DP\_S port and generate the CKP\_S. CKP\_S will only be generated when a valid data word occurs.

## Application Mode Diagrams (Continued)




FIGURE 9. Unidirectional Serializer and Deserializer




FIGURE 10. Multiple Units, Unidirectional Signals in Each Direction

Figure 10 shows a half duplex connectivity diagram. This connectivity allows for two unidirectional data streams to be sent across a single pair of SerDes devices. Data will be sent on a frame by frame basis. For this mode of operation to work there needs to be some synchronization between when the Camera sends its data frame and when the LCD sends its data. One option for this is to have the LCD send data during the camera blanking period. External logic may need to be provided in order for this mode of operation to work.

Devices will alternate frames of data controlled by a direction control and a direction sense. When DIRI, on the right-hand FIN24A is HIGH, data will be sent from the Camera to

the Camera interface at the base. When DIRI, on the right-hand FIN24A goes LOW data will be sent from the base-band process to the LCD. The direction is then changed at DIRO on the right-hand FIN24A indicating to the left-hand FIN24A to change direction. Data will be sent from the Base LCD Unit to the LCD. The DIRO pin on the left-hand FIN24A is used to indicate to the base control unit that the signals are changing direction and the LCD is now available to be sent data. DIRI on the right-hand FIN24A could typically use a timing reference signal such as VSYNC from the camera interface to indicate direction change. A derivative of this signal may be required in order to make sure that no data is lost on the final data transfer.

FIN24A

Absolute Maximum Ratings <sup>(Note 2)</sup>		Recommended Operating Conditions				
Supply Voltage ( $V_{DD}$ )	-0.5V to +4.6V	Supply Voltage ( $V_{DDA}$ , $V_{DDS}$ )	2.775V $\pm$ 5.0%V			
ALL Input/Output Voltage	-0.5V to +4.6V	Supply Voltage ( $V_{DDP}$ )	1.65V to 3.6V			
LVDS Output Short Circuit Duration	Continuous	Operating Temperature ( $T_A$ ) (Note 2)	-10°C to + 70°C			
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C	Supply Noise Voltage ( $V_{DDA-PP}$ )	100 mV <sub>P-P</sub>			
Maximum Junction Temperature ( $T_J$ )	+150°C					
Lead Temperature ( $T_L$ ) (Soldering, 4 seconds)	+260°C					
ESD Rating						
Human Body Model, 1.5K $\Omega$ , 100pF	>2kV					
Machine Model, 0 $\Omega$ , 200pF	>200V					
<b>Note 2:</b> Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.						
<b>DC Electrical Characteristics</b>						
Over supply voltage and operating temperature ranges, unless otherwise specified.						
Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Unit
<b>LVC MOS I/O</b>						
$V_{IH}$	Input High Voltage		0.65 $\times$ $V_{DDP}$		$V_{DDP}$	
$V_{IL}$	Input Low Voltage		GND		0.35 $\times$ $V_{DDP}$	V
$V_{OH}$	Output High Voltage	$I_{OH} = -2.0$ mA	$V_{DDP} = 3.3 \pm 0.3$ $V_{DDP} = 2.5 \pm 0.2$ $V_{DDP} = 1.8 \pm 0.15$	0.75 $\times$ $V_{DDP}$		V
$V_{OL}$	Output Low Voltage	$I_{OL} = 2.0$ mA	$V_{DDP} = 3.3 \pm 0.3$ $V_{DDP} = 2.5 \pm 0.2$ $V_{DDP} = 1.8 \pm 0.15$		0.25 $\times$ $V_{DDP}$	V
$I_{IN}$	Input Current	$V_{IN} = 0$ V to 3.6V	-5.0		5.0	$\mu$ A
$I_{I(Hold)}$	Minimum Bushold Currents	$V_{DDP} = 3.0$ , $V_{IN} = 1.95$ or 1.05 $V_{DDP} = 2.3$ , $V_{IN} = 1.495$ or 0.805 $V_{DDP} = 1.65$ , $V_{IN} = 1.07$ or 0.58	$\pm 35.0$ $\pm 25.0$ $\pm 10.0$			uA
$I_{I(OD)}$	Minimum Required Bushold Overdrive Current	$V_{DDP} = 3.6$ , $V_{IN} = 2.34$ or 1.26 $V_{DDP} = 2.7$ , $V_{IN} = 1.76$ or 0.945 $V_{DDP} = 1.95$ , $V_{IN} = 1.268$ or 0.682	$\pm 200$ $\pm 150$ $\pm 75.0$			uA
$I_{OFF}$	Input/Output Power-Off Leakage Current	$V_{DDP} = 0$ V, $V_{DDS} = 0$ , $V_{DDA} = 0$ ALL LVC MOS Inputs/ Outputs 0V to 3.6V			$\pm 5.0$	$\mu$ A
<b>DIFFERENTIAL I/O</b>						
$V_{OD}$	Output Differential Voltage	$R_L = 100 \Omega$ , See Figure	150	225	350	mV
$\Delta V_{OD}$	$V_{OD}$ Magnitude Change from Differential LOW-to-HIGH	$R_L = 100 \Omega$ , See Figure			15.0	mV
$V_{OS}$	Offset Voltage	$R_L = 100 \Omega$ , See Figure	$V_{DD} = 2.775 \pm 5\%$	925		mV
$\Delta V_{OS}$	Offset Magnitude Change from Differential LOW-to-HIGH				15.0	mV
$I_{OS}$	Short Circuit Output Current (Note 4)	$V_{OUT} = 0$ V	Driver Enabled Driver Disabled	-2.5 ±5.0	-5.0 $\mu$ A	mA
$I_{OZ}$	Disabled Output Leakage Current	$DP = 0$ V to $V_{DDP}$ , $DIRI = V_{DDP}$		$\pm 1.0$	$\pm 10.0$	$\mu$ A
$V_{TH}$	Differential Input Threshold HIGH	See Figure 12 and Table 2	100			mV
$V_{TL}$	Differential Input Threshold LOW	See Figure 12 and Table 2			-100	mV
$V_{ICM}$	Input Common Mode Range	$V_{DD} = 2.775 \pm 5\%$	300	925	1550	mV
$R_{TRM0}$	CKSI Internal Receiver Termination Resistor	$V_{ID} = 225$ mV, $V_{IC} = 925$ mV, $DIRI = 0$ $ CKSI^+ - CKSI^-  = V_{ID}$	80.0	100	120	$\Omega$
	DS I/O Termination Resistor	$V_{ID} = 225$ mV, $V_{IC} = 925$ mV, $DIRI = 0$ $ DS^+ - DS^-  = V_{ID}$	80.0	100	120	

## DC Electrical Characteristics (Continued)

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Unit
$I_{IN}$	Input Current	$V_{IN} = V_{DD} + 0.3V$ or $0V$ $V_{DD} = 0V$ or $V_{DD}$			$\pm 20.0$	$\mu A$

**Note 3:** Typical Values are given for  $V_{DD} = 2.5V$  and  $T_A = 25^\circ C$ . Positive current values refer to the current flowing into device and negative values means current flowing out of pins. Voltage are referenced to GROUND unless otherwise specified (except  $\Delta V_{OD}$  and  $V_{OD}$ ).

**Note 4:** The definition of short-circuit includes all the possible situations. For example, the short of differential pairs to Ground, the short of differential pairs (No Grounding) and either line of differential pairs tied to Ground.

## Power Supply Currents

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$I_{DDA1}$	$V_{DDA}$ Serializer Static Supply Current	All DP and Control Inputs at $0V$ or $V_{DD}$ NOCKREF, $S2 = 0$ , $S1 = 1$ , DIR = 1		TBD	TBD	$\mu A$
$I_{DDA2}$	$V_{DDA}$ Deserializer Static Supply Current	All DP and Control Inputs at $0V$ or $V_{DD}$ NOCKREF, $S2 = 0$ , $S1 = 1$ , DIR = 0		TBD	TBD	mA
$I_{DDS1}$	$V_{DDS}$ Serializer Static Supply Current	All DP and Control Inputs at $0V$ or $V_{DD}$ NOCKREF, $S2 = 0$ , $S1 = 1$ , DIR = 1		TBD	TBD	mA
$I_{DDS2}$	$V_{DDS}$ Deserializer Static Supply Current	All DP and Control Inputs at $0V$ or $V_{DD}$ NOCKREF, $S2 = 0$ , $S1 = 1$ , DIR = 0		TBD	TBD	mA
$I_{DDS}$	$V_{DDA}$ Static Supply Current	All DP and Control Inputs at $0V$ or $V_{DD}$ $S1 = S2 = 0$		TBD	TBD	mA
$I_{DD\_PD}$	$V_{DD}$ Power-Down Supply Current $I_{DD\_PD} = I_{DDA} + I_{DDS} + I_{DDP}$	$S1 = S2 = 0$ , All Inputs at GND or $V_{DD}$			5.0	$\mu A$
$I_{DD\_SER1}$	26:1 Dynamic Serializer Power Supply Current $I_{DD\_SER1} = I_{DDA} + I_{DDS} + I_{DDP}$	CKREF = STROBE DIRI = H See Figure 13	S2 = L S1 = H S2 = H S1 = L S2 = H S1 = H	2 MHz 5 MHz 5 MHz 15 MHz 10 MHz 30 MHz	TBD TBD TBD TBD TBD TBD	mA
$I_{DD\_DES1}$	1:26 Dynamic Deserializer Power Supply Current $I_{DD\_DES1} = I_{DDA} + I_{DDS} + I_{DDP}$	CKREF = STROBE DIRI = L See Figure 13	S2 = L S1 = H S2 = H S1 = L S2 = H S1 = H	2 MHz 5 MHz 5 MHz 15 MHz 10 MHz 30 MHz	TBD TBD TBD TBD TBD TBD	mA
$I_{DD\_SER2}$	26:1 Dynamic Serializer Power Supply Current $I_{DD\_SER2} = I_{DDA} + I_{DDS} + I_{DDP}$	NO CKREF STROBE → Active CKSI = 15X Strobe DIRI = H See Figure 13		2 MHz 5 MHz 10 MHz 15 MHz 30 MHz	TBD TBD TBD TBD TBD	mA

## AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
<b>Serializer Electrical Characteristics</b>							
$t_{TCP}$	CKREF Clock Period (2 MHz - 30 MHz)	See Figure 17 CKREF = STROBE	$S2 = 0 \quad S1 = 1$ $S2 = 1 \quad S1 = 0$ $S2 = 1 \quad S1 = 1$	200 66.0 33.0	T	500 200 100	ns
$f_{REF}$	CKREF Frequency Relative to Strobe Frequency	CKREF does not equal STROBE	$S2 = 0 \quad S1 = 1$ $S2 = 1 \quad S1 = 0$ $S2 = 1 \quad S1 = 1$	1.1 * $f_{ST}$		5.0 15.0 30.0	MHz
$t_{CPWH}$	CKREF Clock High Time			TBD	0.5	TBD	T
$t_{CPWL}$	CKREF Clock Low Time			TBD	0.5	TBD	T
$t_{CLKT}$	LVCMOS Input Transition Time	See Figure 17				TBD	ns
$t_{SPWH}$	STROBE Pulse Width HIGH	See Figure 17		5.0			ns
$t_{SPWL}$	STROBE Pulse Width LOW	See Figure 17		5.0			ns
$f_{MAX}$	Maximum Serial Data Rate	CKREF x 26	$S2 = 0 \quad S1 = 1$ $S2 = 1 \quad S1 = 0$ $S2 = 1 \quad S1 = 1$	52.0 130 260		130 390 780	Mb/s
<b>Serializer AC Electrical Characteristics</b>							
$t_{TLH}$	Differential Output Rise Time (20% to 80%)	See Figure 14			0.6	0.9	ns
$t_{THL}$	Differential Output Fall Time (80% to 20%)				0.6	0.9	ns
$t_{STC}$	DP[n] Setup to STROBE	DIRI = 1		2.5			ns
$t_{HTC}$	DP[n] Hold to STROBE	See Figure 16 (f= 10 MHz)		0			ns
$t_{TCCD}$	Transmitter Clock Input to Clock Output Delay	See Figure 20, DIRI = 1, CKREF = STROBE		TBD	TBD	TBD	ns
$t_{SPOS}$	CKSO Position Relative to DS	See Figure 23, (Note 5) CKREF Serialization Mode		TBD	TBD	TBD	
		See Figure 23, (Note 5) No CKREF Serialization Mode		TBD	TBD	TBD	
<b>PLL AC Electrical Characteristics Specifications</b>							
$t_{UCC}$	CKSO Clock Out Jitter (Cycle-to-Cycle)	(Note 6)			TBD		ns
$t_{TPLLS0}$	Serializer Phase Lock Loop Stabilization Time	See Figure 19				1000	Cycles
$t_{TPLLD0}$	PLL Disable Time Loss of Clock	See Figure 24, (Note 7)		3.0		10.0	us
$t_{TPLLD1}$	PLL Power-Down Time	See Figure 25				20.0	ns
<b>Deserializer AC Electrical Characteristics</b>							
$t_{S\_DS}$	Serial Port Setup Time, DS-to-CKSI	Figure 22, (Note 8)		500			ps
$t_{H\_DS}$	Serial Port Hold Time, DS-to-CKS	Figure 22, (Note 8)		500			ps
$t_{RCOP}$	Deserializer Clock Output (CKP OUT) Period	Figure 18		33.0	T	500	ns
$t_{RCOL}$	CKP OUT Low Time	Figure 18 (Rising Edge Strobe) Serializer Source STROBE = CKREF Where $a = (1/f)/26$ (Note 9)		13a-3		13a+3	ns
$t_{RCOH}$	CKP OUT High Time			13a-3		13a+3	ns
$t_{PDV}$	Data Valid to CKP LOW	Figure 18 (Rising Edge Strobe) Where $a = (1/f)/26$ (Note 9)		6a-3	6a	6a+3	ns
$t_{ROLH}$	Output Rise Time (20% to 80%)	$C_L = 8 \text{ pF}$			2.5	5.0	ns
$t_{ROHL}$	Output Fall time (80% to 20%)	Figure 15			2.5	5.0	ns

**Note 5:** Skew is measured from either the rising or falling edge of the clock (CKSO) relative to the center of the data bit (DSO). Both outputs should have identical load conditions for this to be valid.

**Note 6:** This jitter specification is based on the assumption that PLL has a REF Clock with cycle-to-cycle input jitter less than 2ns.

**Note 7:** The power-down time is a function of the CKREF frequency prior to CKREF being stopped HIGH or LOW and the state of the S1/S2 mode pins. The specific number of clock cycles required for the PLL to be disabled will vary dependent upon the operating mode of the device.

**Note 8:** Signals are transmitted from the serializer source synchronously. Note that in some cases data is transmitted when the clock remains at a high state. Skew should only be measured when data and clock are transitioning at the same time. Total measured input skew would be a combination of output skew from the serializer, load variations and ISI and jitter effects.

**Note 9:** Rising edge of CKP will appear approximately 13 bit times after the falling edge of the CKP output. Falling edge of CKP will occur approximately 6 bit times after a data transition. Variation with respect to the CKP signal is due to internal propagation delays of the device. Note that if CKREF is not equal to STROBE for the serializer the CKP signal will not maintain a 50% Duty Cycle. The low time of CKP will remain 13 bit times.

## Control Logic Timing Controls

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$t_{PHL\_DIR}$ , $t_{PLH\_DIR}$	Propagation Delay DIRI-to- $\overline{DIRO}$	DIRI LOW-to-HIGH or HIGH-to-LOW	TBD	TBD	7.0	ns
$t_{PLZ}$ , $t_{PHZ}$	Propagation Delay DIRI-to-DP	DIRI LOW-to-HIGH			7.0	ns
$t_{PZL}$ , $t_{PZH}$	Propagation Delay DIRI-to-DP	DIRI HIGH-to-LOW			10.0	ns
$t_{PLZ}$ , $t_{PHZ}$	Deserializer Disable Time: S0 or S1 to DP	DIRI = 0, S1(2) = 0 and S2(1) = LOW-to-HIGH Figure 26			7.0	ns
$t_{PZL}$ , $t_{PZH}$	Deserializer Enable Time: S0 or S1 to DP	DIRI = 0, S1(2) = 0 and S2(1) = LOW-to-HIGH Figure 26			10.0	ns
$t_{PLZ}$ , $t_{PHZ}$	Serializer Disable Time: S0 or S1 to CKSO, DS	DIRI = 1, S1(2) = 0 and S2(1) = HIGH-to-LOW Figure 25			7.0	ns
$t_{PZL}$ , $t_{PZH}$	Serializer Enable Time: S0 or S1 to CKSO, DS	DIRI = 1, S1(2) and S2(1) = LOW-to-HIGH Figure 25			10.0	ns

## Capacitance

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$C_{IN}$	Capacitance of Input Only Signals, CKREF, STROBE, S1, S2, DIRI	DIRI = 1, S1 = 0, $V_{DD} = 2.5V$		TBD		pF
$C_{IO}$	Capacitance of Parallel Port Pins $DP_{1:12}$	DIRI = 1, S1 = 0, $V_{DD} = 2.5V$		TBD		pF
$C_{IO-DIFF}$	Capacitance of Differential I/O Signals	DIRI = 0, $\overline{PwnDwn} = 0$ ; S1 = 0, $V_{DD} = 2.5V$		TBD		pF

FIN24A


**AC Loading and Waveforms**

FIGURE 11. Differential LpLVDS Output DC Test Circuit



Note A: For All input pulses,  $t_R$  or  $t_F \leq 1$  ns

FIGURE 12. Differential Receiver Voltage Definitions



Note: The Worst Case test pattern produces a maximum toggling of internal digital circuits, LpLVDS I/O and LVCMS I/O with the PLL operating at the reference frequency unless otherwise specified. Maximum power is measured at the maximum  $V_{DD}$  values. Minimum values are measured at the minimum  $V_{DD}$  values. Typical values are measured at  $V_{DD} = 2.5V$ .

FIGURE 13. ‘Worst Case’ Serializer Test Pattern




FIGURE 14. LpLVDS Output Load and Transition Times








FIGURE 15. LVCMS Output Load and Transition Times




## AC Loading and Waveforms (Continued)




Setup: MODE0 = "0" or "1", MODE1 = "1", SER/DES = "1"  
**FIGURE 16. Serial Setup and Hold Time**




**FIGURE 17. LVCMS Clock Parameters**




Setup: EN\_DES = "1", CKSI and DS1 are valid signals  
**FIGURE 18. Deserializer Data Valid Window Time and Clock Output Parameters**



Note: CKREF Signal is free running.  
**FIGURE 19. Serializer PLL Lock Time**



Note: STROBE = CKREF  
**FIGURE 20. Serializer Clock Propagation Delay**



**FIGURE 21. Deserializer Clock Propagation Delay**

FIN24A


**AC Loading and Waveforms (Continued)**

FIGURE 22. Differential Input Setup and Hold Times





FIGURE 23. Differential Output Signal Skew



Note: CKREF Signal can be stopped either HIGH or LOW

FIGURE 24. PLL Loss of Clock Disable Time






FIGURE 25. PLL Power-Down Time



Note: CKREF must be active and PLL must be stable

FIGURE 26. Serializer Enable and Disable Time




Note: If S1(2) transitioning then S2(1) must = 0 for test to be valid

FIGURE 27. Deserializer Enable and Disable Times

## Tape and Reel Specification

### TAPE FORMAT for USS-BGA


#### BGA Embossed Tape Dimension




Dimensions are in millimeters

Package	$A_0$ $\pm 0.10$	$B_0$ $\pm 0.10$	$D$ $\pm 0.05$	$D_1$ min	$E$ $\pm 0.1$	$F$ $\pm 0.1$	$K_0$ $\pm 0.1$	$P_1$ TYP	$P_0$ TYP	$P_2$ $\pm 0/05$	$T$ TYP	$T_c$ $\pm 0.005$	$W$ $\pm 0.3$	$W_c$ TYP
3.5 x 4.5	TBD	TBD	1.55	1.5	1.75	5.5	1.1	8.0	4.0	2.0	0.3	0.07	12.0	9.3

Note:  $A_0$ ,  $B_0$ , and  $K_0$  dimensions are determined with respect to the EIA/JEDEC RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



#### Shipping Reel Dimension




Dimensions are in millimeters

Tape Width	$Dia\ A\ max$	$Dim\ B\ min$	$Dia\ C\ +0.5/-0.2$	$Dia\ D\ min$	$Dim\ N\ min$	$Dim\ W1\ +2.0/-0$	$Dim\ W2\ max$	$Dim\ W3\ (LSL - USL)$
8	330	1.5	13.0	20.2	178	8.4	14.4	7.9 ~ 10.4
12	330	1.5	13.0	20.2	178	12.4	18.4	11.9 ~ 15.4
16	330	1.5	13.0	20.2	178	16.4	22.4	15.9 ~ 19.4

**Tape and Reel Specification** (Continued)  
**TAPE FORMAT for MLP**

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
MLX	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

**MLP Embossed Tape Dimension**

Dimensions are in millimeters


Package	$A_0$ +/-0.10	$B_0$ +/-0.10	$D_0$ +/-0.05	$D_1$ mm +/-3.1	$E$ +/-0.1	$F$ +/-0.1	$K_0$ +/-0.1	$P_0$ Typ	$P_1$ Typ	$P_2$ +/-0.05	$T$ Typ	$T_0$ +/-0.005	$T_1$ +/-0.05	$T_2$ +/-0.3	$W$ mm	$W_0$ Typ
2x2	2.30	2.30	1.56	1.0	1.75	5.5	1.0	6	4	2.0	0.3	0.07	6	5.3		
2x2.5	2.60	2.60	1.56	1.5	1.75	5.5	0.9	6	4	2.0	0.3	0.07	12	9.3		
2x3.0	2.80	3.30	1.56	1.5	1.75	5.5	0.9	8	4	2.0	0.3	0.07	12	9.3		
2x3.5	2.80	3.80	1.56	1.5	1.75	5.5	0.9	8	4	2.0	0.3	0.07	12	9.3		
2x4.5	2.80	4.80	1.56	1.5	1.75	5.5	0.9	8	4	2.0	0.3	0.07	12	9.3		
3x4.5	3.60	4.80	1.56	1.5	1.75	5.5	0.9	8	4	2.0	0.3	0.07	12	9.3		
2x6.0	2.80	3.30	1.56	1.5	1.75	5.5	0.9	6	4	2.0	0.3	0.07	12	9.3		
4x4	4.35	4.35	1.56	1.5	1.75	5.5	1.1	8	4	2.0	0.3	0.07	12	9.3		
5x5	5.35	5.35	1.56	1.5	1.75	5.5	1.1	8	4	2.0	0.3	0.07	12	9.3		
6x6	6.30	6.30	1.56	1.5	1.75	7.5	1.1	12	4	2.0	0.3	0.07	16	13.3		

Notes:  $A_0$ ,  $B_0$ , and  $K_0$  dimensions are determined with respect to the EIA Order RS-451 rotational and lateral movement requirements (see sketches A, B, and C).

Sketch A (Side or Front Sectional View) Component Rotation: 10 deg maximum component rotation


Sketch B (Top View) Component Rotation: Typical component cavity center line, Typical component center line,  $A_0$

Sketch C (Top View) Component lateral movement: 1.0 mm maximum, 6.0 mm maximum

**Shipping Reel Dimension**

Dimensions are in millimeters

Tape Width	$Dia\ A_{max}$	$Dia\ B_{min}$	$Dia\ C_{+5/-2}$	$Dia\ D_{min}$	$Dia\ N_{min}$	$Dia\ W_1_{+2/-0}$	$Dia\ W_2_{mm}$	$Dia\ W_3_{0.5L-0.5L}$
5	330	1.5	13	20.2	178	8.4	14.4	7.3-10.4
12	330	1.5	13	20.2	178	12.4	18.4	11.9-15.4
16	330	1.5	13	20.2	178	16.4	22.4	15.2-19.4

**Physical Dimensions** inches (millimeters) unless otherwise noted

## NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-195,
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER  
ASME Y14.5M, 1994
- D. STATISTICAL TOLERANCING FOR REFERENCE  
REFER TO MAX DIMENSION FOR QA INSPECTION
- E. LAND PATTERN RECOMMENDATION PER IPC-7351 TABLE14-15  
LAND PATTERN NAME PER TABLE 3-15: BGA50P+6X7-42


BGA42ArevA

**Pb-Free 42-Ball Ultra Small Scale Ball Grid Array (USS-BGA), JEDEC MO-195, 3.5mm Wide  
Package Number BGA042A**

**FIN24A  $\mu$ SerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)**

**Preliminary**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WJJD-2, WITH EXCEPTION THIS IS A SAWN VERSION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. LAND PATTERN PER IPC SM-782 FABRICATION AND ASSEMBLY TOLERANCES OF 0.1 MM APPLIED
- E. WIDTH REDUCED TO AVOID SOLDER BRIDGING.

MLP040ArevA

**Pb-Free 40-Terminal Molded Leadless Package (MLP), Quad, JEDEC MO-220, 6mm Square  
Package Number MLP040A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)