

www.ti.com

Speed Unity Gain Stable, Wideband VOLTAGE LIMITING AMPLIFIER

FEATURES

- HIGH LINEARITY NEAR LIMITING
- FAST RECOVERY FROM OVERDRIVE: 2.4ns
- LIMITING VOLTAGE ACCURACY: ±15mV
- -3dB BANDWIDTH (G = +1): 530MHz
- SLEW RATE: 1000V/μs
- ±5V AND 5V SUPPLY OPERATION
- HIGH GAIN VERSION: OPA689

DESCRIPTION

The OPA688 is a wideband, unity gain stable voltage-feedback op amp that offers bipolar output voltage limiting. Two buffered limiting voltages take control of the output when it attempts to drive beyond these limits. This new output limiting architecture holds the limiter offset error to $\pm 15 \text{mV}$. The op amp operates linearly to within 30 mV of the output limit voltages.

The combination of narrow nonlinear range and low limiting offset allows the limiting voltages to be set within 100mV of the desired linear output range. A fast 2.4ns recovery from limiting ensures that overdrive signals will be transparent to the signal channel. Imple-


APPLICATIONS


- FAST LIMITING ADC INPUT BUFFERS
- CCD PIXEL CLOCK STRIPPING
- VIDEO SYNC STRIPPING
- HF MIXERS
- IF LIMITING AMPLIFIERS
- AM SIGNAL GENERATION
- NON-LINEAR ANALOG SIGNAL PROCESSING
- COMPARATORS

menting the limiting function at the output, as opposed to the input, gives the specified limiting accuracy for any gain, and allows the OPA688 to be used in all standard op amp applications.

Non-linear analog signal processing will benefit from the OPA688's sharp transition from linear operation to output limiting. The quick recovery time supports highspeed applications.

The OPA688 is available in an industry standard pinout SO-8 package. For higher gain, or transimpedance applications requiring output limiting with fast recovery, consider the OPA689.





SPECIFICATIONS: $V_S = \pm 5V$

G = +2, R_L = 500Ω , R_F = 402Ω , V_H = -V_L = 2V (Figure 1 for AC performance only), unless otherwise noted.

			_	OPA6	88U			
		TYP		GUA	RANTEED	1)		_
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	-40°C to +85°C	UNITS	MIN/ MAX	TES1
AC PERFORMANCE (see Figure 1)								
Small Signal Bandwidth	$V_O < 0.2Vp-p$							
Sinai Signai Banamau	$G = +1$, $R_F = 25\Omega$	530	_	_	_	MHz	typ	С
	G = +2	260	150	140	135	MHz	min	B
	G = -1	230	_	_	_	MHz	typ	C
Gain-Bandwidth Product (G ≥ +5)	V _O < 0.2Vp-p	290	175	170	160	MHz	min	В
Gain Peaking	$G = +1, R_F = 25\Omega, V_O < 0.2Vp-p$	11	_	_	_	dB	typ	C
0.1dB Gain Flatness Bandwidth	V _O < 0.2Vp-p	50	_	_	_	MHz	typ	С
Large Signal Bandwidth	$V_{O} = 4Vp-p, V_{H} = -V_{L} = 2.5V$	145	100	95	90	MHz	min	В
Step Response:								
Slew Rate	$4V \text{ Step}, V_{H} = -V_{L} = 2.5V$	1000	800	770	650	V/μs	min	В
Rise/Fall Time	0.2V Step	1.2	2.6	2.7	3	ns	max	В
Settling Time: 0.05%	2V Step	7		_	_	ns	typ	С
Spurious Free Dynamic Range	$f = 5MHz$, $V_O = 2Vp-p$	66	62	58	53	dB	min	В
Differential Gain	NTSC, PAL, $R_L = 500\Omega$	0.02	_	_	_	. %	typ	C
Differential Phase	NTSC, PAL, $R_L = 500\Omega$	0.01	_	_	_	degrees	typ	C
Input Noise:	£ > 4841.1-	0.0	7.0	7.0		->///\[_		٦
Voltage Noise Density	f ≥ 1MHz	6.3	7.2	7.8	8	nV/√Hz	max	В
Current Noise Density	f ≥ 1MHz	2.0	2.5	2.9	3.6	pA/√Hz	max	В
DC PERFORMANCE (V _{CM} = 0)			1					
Open Loop Voltage Gain (A _{OL})	$V_{O} = \pm 0.5 V$	52	46	44	43	dB	min	A
Input Offset Voltage		±2	±6	±7	±9	mV	max	A
Average Drift		_	_	±14	±14	μV/°C	max	В
Input Bias Current ⁽³⁾		+6	±12	±13	±20	μΑ	max	A
Average Drift		_		-60	-90	nA/°C	max	В
Input Offset Current		±0.3	±2	±3	±4	μA	max	A
Average Drift		_	_	±10	±10	nA/°C	max	В
INPUT								
Common-Mode Rejection	Input Referred, $V_{CM} = \pm 0.5V$	57	50	49	47	dB	min	A
Common-Mode Input Range ⁽⁴⁾		±3.3	±3.2	±3.2	±3.1	V	min	A
Input Impedance								
Differential-Mode		0.4 1	_	_	_	$M\Omega \parallel pF$	typ	С
Common-Mode		1 1	_	_	_	MΩ pF	typ	C
OUTPUT	$V_{H} = -V_{L} = 4.3V$							
Output Voltage Range	R _L ≥ 500Ω	±4.1	±3.9	±3.9	±3.8	V	min	A
Current Output, Sourcing	$V_0 = 0$	105	90	85	80	mA	min	A
Sinking	$V_{O} = 0$	-85	-70	-65	-60	mA	min	A
Closed-Loop Output Impedance	$G = +1, R_F = 25\Omega, f < 100kHz$	0.2	_	_	_	Ω	typ	С
POWER SUPPLY								
Operating Voltage, Specified		±5	_	_	_	V	typ	l c
Maximum		_	±6	+6	±6	v	max	Ιă
Quiescent Current, Maximum		15.8	17	19	20	mA	max	A
Minimum		15.8	14	12.8	11	mA	min	A
Power Supply Rejection Ratio	$+V_S = 4.5V$ to 5.5V							''
+PSR (Input Referred)	3	60	55	54	52	dB	min	A
OUTPUT VOLTAGE LIMITERS	Pins 5 and 8							
Default Limit Voltage	Limiter Pins Open	±3.3	±3.0	±3.0	±2.9	V	min	A
Minimum Limiter Separation $(V_H - V_I)$	Littiller Fills Open	200	200	200	200	mV	min	B
Maximum Limit Voltage		_	±4.3	±4.3	±4.3	V	max	В
Limiter Input Bias Current Magnitude ⁽⁵⁾	$V_{O} = 0$		_ ±4.5	14.5	14.5	v	IIIax	٦
Maximum	VO = 0	54	65	68	70	μА	max	ΙA
Minimum		54	35	34	31	μΑ	min	A
Average Drift		_	_	40	45	nA/°C	max	В
Limiter Input Impedance		2 1	_	_	_	MΩ pF	typ	l c
Limiter Feedthrough ⁽⁶⁾	f = 5MHz	-60	l –	l _	_	dB	typ	Ιč
DC Performance in Limit Mode	$V_{IN} = \pm 2V$	1				. =	"	آ
Limiter Offset	$(V_O - V_H)$ or $(V_O - V_L)$	±15	±35	±40	±40	mV	max	A
Op Amp Input Bias Current Shift ⁽³⁾	() III - (O L)	3	_	_	_	μA	typ	c
AC Performance in Limit Mode							´'	١
Limiter Small Signal Bandwidth	$V_{IN} = \pm 2V, V_O < 0.02Vp-p$	450	l –	_	_	MHz	typ	c
Limiter Slew Rate ⁽⁷⁾	/ 0 / 11	100	l –	_	_	V/μs	typ	c
Limited Step Response	2x Overdrive		1				''	ĺ
Overshoot	$V_{IN} = 0$ to $\pm 2V$ Step	250	l –	_	-	mV	typ	c
Recovery Time	$V_{IN} = \pm 2V$ to 0V Step	2.4	2.8	3.0	3.2	ns	max	В
-	$f = 5MHz$, $V_O = 2Vp-p$	30	_	_	_	mV	typ	Ιc



SPECIFICATIONS: $V_S = \pm 5V$ (Cont.)

 $G=+2,\ R_L=500\Omega,\ R_F=402\Omega,\ V_H=-V_L=2V\ (Figure\ 1\ for\ AC\ performance\ only),\ unless\ otherwise\ noted.$

				OPA68	38U			
		TYP	GUARANTEED ⁽¹⁾]		
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	–40°C to +85°C	UNITS	MIN/ MAX	TEST LEVEL ⁽²⁾
THERMAL CHARACTERISTICS Temperature Range Thermal Resistance U 8-Pin SO-8	Specification: U Junction-to-Ambient	-40 to +85		_ _	_ _	°C/W	typ typ	C

NOTES: (1) Junction Temperature = Ambient Temperature for low temperature limit and 25° C guaranteed specifications. Junction Temperature = Ambient Temperature + 23°C at high temperature limit guaranteed specifications. (2) TEST LEVELS: (A) 100% tested at 25° C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value for information only. (3) Current is considered positive out of node. (4) CMIR tested as < 3dB degradation from minimum CMRR at specified limits. (5) I_{VH} (V_{L} bias current) is positive, and I_{VL} (V_{L} bias current) is negative, under these conditions. See Note 3, Figure 1 and Figure 8 . (6) Limiter feedthrough is the ratio of the output magnitude to the sinewave added to V_{H} (or V_{L}) when $V_{IN} = 0$. (7) V_{H} slew rate conditions are: $V_{IN} = +2V$, $V_{L} = -2V$, V_{L}

SPECIFICATIONS: $V_S = +5V$

 $G=+2,\ R_L=500\Omega\ \text{tied to V}_{CM}=2.5V,\ R_F=402\Omega,\ V_L=V_{CM}-1.2V,\ V_H=V_{CM}+1.2V\ (\text{Figure 2 for AC performance only}),\ \text{unless otherwise noted}.$

				OPA6	38U			
		TYP		GUA	RANTEED	(1)		
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	–40°C to +85°C	UNITS	MIN/ MAX	TEST LEVEL ⁽²⁾
AC PERFORMANCE (see Figure 2)								
Small Signal Bandwidth	V _O < 0.2Vp-p							
	$G = +1, R_F = 25\Omega$	515	_	_	_	MHz	typ	С
	G = +2	240	110	105	100	MHz	min	В
	G = -1	190				MHz	typ	C
Gain-Bandwidth Product (G ≥ +5)	$V_O < 0.2Vp-p$	275	130	125	120	MHz	min	В
Gain Peaking	$G = +1, R_F = 25\Omega, V_O < 0.2Vp-p$	10	_	_	_	dB	typ	С
0.1dB Gain Flatness Bandwidth	$V_0 < 0.2Vp-p$	50	_		_	MHz	typ	C
Large Signal Bandwidth	$V_O = 2Vp-p$	240	110	105	100	MHz	min	В
Step Response:	01/ 04	4000	000	770	050	\// ₁ / ₁ / ₂		_
Slew Rate Rise/Fall Time	2V Step 0.2V Step	1000 2.3	800 2.6	770 2.7	650 3	V/µs	min	B B
Settling Time: 0.05%	1V Step	2.3 12	2.0	2.7	3	ns ns	max	C
Spurious Free Dynamic Range	f = 5MHz, V _O = 2Vp-p	64	60	56	51	dB	typ min	В
Input Noise:	1 - 31411 12, V ₀ - 2 V p-p	04	00	30	31	ub	''''''	
Voltage Noise Density	f ≥ 1MHz	6.3	7.2	7.8	8	nV/√ Hz	max	В
Current Noise Density	f ≥ 1MHz	2.0	2.5	2.9	3.6	pA/√Hz	max	В
,					0.0	P7 4 11.12	111021	<u> </u>
DC PERFORMANCE	$V_{CM} = 2.5V$	50	40	4.4	40	-10		١,
Open Loop Voltage Gain (A _{OL})	$V_O = \pm 0.5 V$	52	46	44	43	dB	min	A
Input Offset Voltage		±2 —	±6 —	±7 ±14	±9 ±14	mV μV/°C	max	A B
Average Drift Input Bias Current ⁽³⁾		+6	 ±12	±14 ±13	±14 ±20	μΑ	max max	A
Average Drift		+ 0		_60	_90	nΑ/°C	max	B
Input Offset Current		±0.3	±2	±3	±4	μΑ	max	A
Average Drift		_	_	±10	±10	nA/°C	max	В
INPUT	Innut Deferred V 10 EV		۸.	47	4.5	40	in	١,
Common-Mode Rejection	Input Referred, $V_{CM} = \pm 0.5V$	55	48 V ±0.7	47	45	dB V	min	A
Common-Mode Input Range ⁽⁴⁾ Input Impedance		V _{CM} ±0.8	V _{CM} ±0.7	V _{CM} ±0.7	V _{CM} ±0.6	V	min	A
Differential-Mode		0.4 1		_	_	MΩ pF	typ	С
Common-Mode		1 1	_			MΩ pF	typ	ľč
	V V 40V V 40V						1,712	L
OUTPUT	$V_{H} = V_{CM} + 1.8V, V_{L} = V_{CM} - 1.8V$	V 14.6	\	\	\/ \4.2	V	main	١,
Output Voltage Range Current Output, Sourcing	$R_L \ge 500\Omega$ $V_O = 2.5V$	V _{CM} ±1.6 70	V _{CM} ±1.4 60	V _{CM} ±1.4 55	V _{CM} ±1.3	mA	min min	A A
Sinking	$V_0 = 2.5V$ $V_0 = 2.5V$	-60	_50 _50	-45	_40	mA	min	A
Closed-Loop Output Impedance	$V_0 = 2.5V$ G = +1, R _F = 25 Ω , f < 100kHz	0.2				Ω	typ	Ιĉ
	<u> </u>						96	Ť
POWER SUPPLY	Single Supply Operation	_				.,		
Operating Voltage, Specified		+5			-	V	typ	C
Maximum		42	+12	+12	+12	V	max	A
Quiescent Current, Maximum		13	15	15 10	16 9	mA mA	max	A
Minimum Power Supply Rejection Ratio	$V_S = 4.5V \text{ to } 5.5V$	13	11	10	9	mA	min	A
+PSR (Input Referred)	v _S = 4.5v to 5.5v	60				dB	tvn	l c
TESIN (III) (III)		OU	ı –	_	_	u D	typ	1

SPECIFICATIONS: $V_S = +5V$ (Cont.)

G = +2, R_L = 500 Ω tied to V_{CM} = 2.5V, R_F = 402 Ω , V_L = -1.2V, V_H = +1.2V (Figure 2 for AC performance only), unless otherwise noted.

				OPA6	88U			
		TYP	P GUARANTEED ⁽¹⁾					1
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	-40°C to +85°C	UNITS	MIN/ MAX	TEST LEVEL ⁽²⁾
OUTPUT VOLTAGE LIMITERS	Pins 5 and 8							
Default Limiter Voltage	Limiter Pins Open	V _{CM} ±0.9	V _{CM} ±0.6	V _{CM} ±0.6	V _{CM} ±0.6	V	min	Α
Minimum Limiter Separation (V _H – V _L)	·	200	200	200	200	mV	min	В
Maximum Limit Voltage		I —	V _{CM} ±1.8	V _{CM} ±1.8	V _{CM} ±1.8	V	max	В
Limiter Input Bias Current Magnitude ⁽⁵⁾	$V_{O} = 2.5V$							
Maximum		35	65	75	85	μΑ	max	Α
Minimum		35	0	0	0	μΑ	min	Α
Average Drift		_	_	30	50	nA/°C	max	В
Limiter Input Impedance		2 1	_	_	-	MΩ pF	typ	С
Limiter Feedthrough ⁽⁶⁾	f = 5MHz	-60	_	-	_	dB	typ	С
DC Performance in Limit Mode	$V_{IN} = V_{CM} \pm 1.2V$							
Limiter Voltage Accuracy	$(V_O - V_H)$ or $(V_O - V_L)$	±15	±35	±40	±40	mV	max	Α
Op Amp Bias Current Shift ⁽³⁾		5	_	_	-	μΑ	typ	С
AC Performance in Limit Mode								
Limiter Small Signal Bandwidth	$V_{IN} = V_{CM} \pm 1.2V, V_O < 0.02Vp-p$	300	_	_	-	MHz	typ	С
Limiter Slew Rate ⁽⁷⁾		20	_	_	_	V/μs	typ	С
Limited Step Response	2x Overdrive							
Overshoot	$V_{IN} = V_{CM}$ to $V_{CM} \pm 1.2V$ Step	55	<u> </u>	-	-	mV	typ	С
Recovery Time	$V_{IN} = V_{CM} \pm 1.2V$ to V_{CM} Step	15	<u> </u>	-	-	ns	max	С
Linearity Guardband ⁽⁸⁾	$f = 5MHz, V_O = 2Vp-p$	30	_	_	_	mV	max	С
THERMAL CHARACTERISTICS								
Temperature Range	Specification: P, U	-40 to +85	_	_	_	°C	typ	С
Thermal Resistance	Junction-to-Ambient						''	1
U 8-Pin SO-8		125	_	_	_	°C/W	typ	С

NOTES: (1) Junction Temperature = Ambient Temperature for low temperature limit and 25°C guaranteed specifications. Junction Temperature = Ambient Temperature + 23°C at high temperature limit guaranteed specifications. (2) TEST LEVELS: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value for information only. (3) Current is considered positive out of node. (4) CMIR tested as < 3dB degradation from minimum CMRR at specified limits. (5) I_{VH} (V_H bias current) is negative, and I_{VL} (V_L bias current) is positive, under these conditions. See Note 3, Figures 2, and Figure 8. (6) Limiter feedthrough is the ratio of the output magnitude to the sinewave added to V_H (or V_L) when $V_{IN} = 0$. (7) V_H slew rate conditions are: $V_{IN} = V_{CM} + 0.4V$, $V_H = 1.2V$ and $V_{CM} + 1.2V$ and $V_{CM} + 1.2V$ and $V_{CM} + 1.2V$ and $V_{CM} + 1.2V$ are conditions are similar. (8) Linearity Guardband is defined for an output sinusoid (f = 5MHz, $V_O = V_{CM} \pm 1V_D$ -p) centered between the limiter levels (V_H and V_L). It is the difference between the limiter level and the peak output voltage where SFDR decreases by 3dB (see Figure 9).

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	
Internal Power Dissipation See Thermal Charac	teristics
Common-Mode Input Voltage	±V _S
Differential Input Voltage	±V _S
Limiter Voltage Range ±(V _S	- 0.7V)
Storage Temperature Range: P, U40°C to	+125°C
Lead Temperature (DIP, soldering, 10s)	+300°C
(SO-8, soldering, 3s)	+260°C
Junction Temperature	+175°C

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PIN CONFIGURATION



PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
OPA688U	SO-8 Surface Mount	182	-40°C to +85°C	OPA688U "	OPA688U OPA688U/2K5	Rails Tape and Reel


NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of OPA688U/2K5" will get a single 2500-piece Tape and Reel.





TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$


 $G=+2,\ R_L=500\Omega,\ R_F=402\Omega,\ V_H=-V_L=2V\ (Figure\ 1\ for\ AC\ performance\ only),\ unless\ otherwise\ noted.$


















TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)


G = +2, $R_L = 500\Omega$, $R_F = 402\Omega$, $V_H = -V_L = 2V$ (Figure 1 for AC performance only), unless otherwise noted.


















TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)


G = +2, R_L = 500 Ω , R_F = 402 Ω , V_H = - V_L = 2V (Figure 1 for AC performance only), unless otherwise noted.




















TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)


G = +2, R_L = 500 Ω , R_F = 402 Ω , V_H = - V_L = 2V (Figure 1 for AC performance only), unless otherwise noted.

















TYPICAL PERFORMANCE CURVES: V_S = +5V


 $G=+2,\ R_F=402\Omega,\ R_L=500\Omega\ tied\ to\ V_{CM}=2.5V,\ V_L=V_{CM}-1.2V,\ V_H=V_{CM}+1.2V,\ (Figure\ 2\ for\ AC\ performance\ only),\ unless\ otherwise\ noted.$
















TYPICAL APPLICATIONS

DUAL-SUPPLY, NON-INVERTING AMPLIFIER

Figure 1 shows a non-inverting gain amplifier for dual-supply operation. This circuit was used for AC characterization of the OPA688, with a 50Ω source, which it matches, and a 500Ω load. The power-supply bypass capacitors are shown explicitly in Figures 1 and 2, but will be assumed in the other figures. The limiter voltages (V_H and V_L) and their bias currents (I_{VH} and I_{VL}) have the polarities shown.

SINGLE-SUPPLY, NON-INVERTING AMPLIFIER

Figure 2 shows an AC-coupled, non-inverting gain amplifier for single +5V supply operation. This circuit was used for AC characterization of the OPA688, with a 50Ω source,




FIGURE 1. DC-Coupled, Dual Supply Amplifier.

which it matches, and a 500Ω load. The power-supply bypass capacitors are shown explicitly in Figures 1 and 2, but will be assumed in the other figures. The limiter voltages $(V_H \mbox{ and } V_L)$ and their bias currents $(I_{VH} \mbox{ and } I_{VL})$ have the polarities shown. Notice that the single-supply circuit can use three resistors to set V_H and V_L , where the dual-supply circuit usually uses four to reference the limit voltages to ground.

LIMITED OUTPUT, ADC INPUT DRIVER

Figure 3 shows a simple ADC (Analog-to-Digital Converter) driver that operates on a single supply, and gives excellent distortion performance. The limit voltages track the input range of the converter, completely protecting against input overdrive.




FIGURE 2. AC-Coupled, Single Supply Amplifier.




FIGURE 3. Single Supply, Limiting ADC Input Driver.



PRECISION HALF WAVE RECTIFIER

Figure 4 shows a half wave rectifier with outstanding precision and speed. V_H (pin 8) will default to a voltage between 3.1 and 3.8V if left open, while the negative limit is set to ground.




FIGURE 4. Precision Half Wave Rectifier.

VERY HIGH SPEED SCHMITT TRIGGER

Figure 5 shows a very high-speed Schmitt trigger. The output levels are precisely defined, and the switching time is exceptional. The output voltage swings between ±2V.

UNITY-GAIN BUFFER

Figure 6 shows a unity-gain voltage buffer using the OPA688. The feedback resistor (R_F) isolates the output from any board inductance between pins 2 and 6. We recommend that $R_F \ge 24.9\Omega$ for unity-gain buffer applications. R_C is an optional compensation resistor that reduces the peaking typically seen at G=+1. Choosing $R_C=R_S+R_F$ gives a unity gain buffer with approximately the G=+2 frequency response.

DC RESTORER

Figure 7 shows a DC restorer using the OPA688 and OPA660. The OPA660's OTA amplifier is used as a Current Conveyor (CCII) in this circuit, with a current gain of 1.0.

When V_O tries to go below ground, CCII charges C_1 through D_1 , which restores the output back to ground. D_1 adds a propagation delay to the restoration process, which then has an exponential decay with time constant R_1C_1/G (G=+2= the OPA688 gain). When the signal is above ground, it decays to ground with a time constant of R_2C_1 . The OPA688 output recovers very quickly from overdrive.




FIGURE 5. Very High Speed Schmitt Trigger.




FIGURE 6. Unity-Gain Buffer.




FIGURE 7. DC Restorer.



DESIGN-IN TOOLS

APPLICATIONS SUPPORT

The Texas Instruments Applications Department is available for design assistance at 1-972-644-5580. The Texas Instruments web site (http://www.ti.com) has the latest data sheets and other design aids.

DEMONSTRATION BOARDS

A PC board is available to assist in the initial evaluation of circuit performance of the OPA688U. It is available as an unpopulated PCB with descriptive documentation. See the demonstration board literature for more information. The summary information for this board is shown in Table I.

DEMONSTRATION BOARD	PACKAGE	PRODUCT	LITERATURE REQUEST NUMBER
DEM-OPA68xU	SO-8	OPA68xU	MKT-351

TABLE I. Demo Board Summary Information.

Contact the Texas Instruments Technical Applications Support Line at 1-972-644-5580 for availability of these boards.

OPERATING INFORMATION

THEORY OF OPERATION

The OPA688 is a voltage-feedback op amp that is unity-gain stable. The output voltage is limited to a range set by the voltage on the limiter pins (5 and 8). When the input tries to overdrive the output, the limiters take control of the output buffer. This avoids saturating any part of the signal path, giving quick overdrive recovery and excellent limiter accuracy at any signal gain.

The limiters have a very sharp transition from the linear region of operation to output limiting. This allows the limiter voltages to be set very near (< 100 mV) the desired signal range. The distortion performance is also very good near the limiter voltages.

CIRCUIT LAYOUT

Achieving optimum performance with the high-frequency OPA688 requires careful attention to layout design and component selection. Recommended PCB layout techniques and component selection criteria are:

- a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Open a window in the ground and power planes around the signal I/O pins, and leave the ground and power planes unbroken elsewhere.
- b) **Provide a high quality power supply.** Use linear regulators, ground plane and power planes to provide power. Place high-frequency $0.1\mu F$ decoupling capacitors < 0.2" away from each power-supply pin. Use wide, short traces to connect to these capacitors to the ground and power planes. Also use larger ($2.2\mu F$ to $6.8\mu F$) high-frequency decoupling capacitors to bypass lower frequencies. They may be somewhat further from the device, and be shared among several adjacent devices.

- c) Place external components close to the OPA688. This minimizes inductance, ground loops, transmission line effects and propagation delay problems. Be extra careful with the feedback ($R_{\rm F}$), input and output resistors.
- d) Use high-frequency components to minimize parasitic elements. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter layout. Metal film or carbon composition axially-leaded resistors can also provide good performance when their leads are as short as possible. Never use wirewound resistors for high-frequency applications. Remember that most potentiometers have large parasitic capacitances and inductances.

Multilayer ceramic chip capacitors work best and take up little space. Monolithic ceramic capacitors also work very well. Use RF type capacitors with low ESR and ESL. The large power pin bypass capacitors (2.2 μ F to 6.8 μ F) should be tantalum for better high-frequency and pulse performance.

e) Choose low resistor values to minimize the time constant set by the resistor and its parasitic parallel capacitance. Good metal film or surface mount resistors have approximately 0.2pF parasitic parallel capacitance. For resistors $> 1.5 k\Omega$, this adds a pole and/or zero below 500MHz.

Make sure that the output loading is not too heavy. The recommended 402Ω feedback resistor is a good starting point in your design.

- f) Use short direct traces to other wideband devices on the board. Short traces act as a lumped capacitive load. Wide traces (50 to 100 mils) should be used. Estimate the total capacitive load at the output, and use the series isolation resistor recommended in the typical performance curve " R_S vs Capacitive Load". Parasitic loads < 2pF may not need the isolation resistor.
- g) When long traces are necessary, use transmission line design techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω transmission line is not required on board—a higher characteristic impedance will help reduce output loading. Use a matching series resistor at the output of the op amp to drive a transmission line, and a matched load resistor at the other end to make the line appear as a resistor. If the 6dB of attenuation that the matched load produces is not acceptable, and the line is not too long, use the series resistor at the source only. This will isolate the source from the reactive load presented by the line, but the frequency response will be degraded.

Multiple destination devices are best handled as separate transmission lines, each with its own series source and shunt load terminations. Any parasitic impedances acting on the terminating resistors will alter the transmission line match, and can cause unwanted signal reflections and reactive loading.

h) **Do not use sockets** for high-speed parts like the OPA688. The additional lead length and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network. Best results are obtained by soldering the part onto the board.



POWER SUPPLIES

The OPA688 is nominally specified for operation using either ±5V supplies or a single +5V supply. The maximum specified total supply voltage of 12V allows reasonable tolerances on the supplies. Higher supply voltages can break down internal junctions, possibly leading to catastrophic failure. Single-supply operation is possible as long as common mode voltage constraints are observed. The common mode input and output voltage specifications can be interpreted as a required headroom to the supply voltage. Observing this input and output headroom requirement will allow design of non-standard or single-supply operation circuits. Figure 2 shows one approach to single-supply operation.

ESD PROTECTION

ESD damage has been known to damage MOSFET devices, but any semiconductor device is vulnerable to ESD damage. This is particularly true for very high-speed, fine geometry processes.

ESD damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, ESD handling precautions are required when handling the OPA688.

OUTPUT LIMITERS

The output voltage is linearly dependent on the input(s) when it is between the limiter voltages V_H (pin 8) and V_L (pin 5). When the output tries to exceed V_H or V_L , the corresponding limiter buffer takes control of the output voltage and holds it at V_H or V_L .

Because the limiters act on the output, their accuracy does not change with gain. The transition from the linear region of operation to output limiting is very sharp—the desired output signal can safely come to within 30mV of $V_{\rm H}$ or $V_{\rm L}$ with no onset of non-linearity.

The limiter voltages can be set to within 0.7V of the supplies $(V_L \ge -V_S + 0.7V, \ V_H \le +V_S - 0.7V)$. They must also be at least 200mV apart $(V_H - V_L \ge 0.2V)$.




FIGURE 8. Limiter Bias Current vs Bias Voltage.

When pins 5 and 8 are left open, V_H and V_L go to the Default Voltage Limit; the minimum values are in the Specifications. Looking at Figure 8 for the zero bias current case will show the expected range of $(V_s$ – default limit voltages) = headroom.

When the limiter voltages are more than 2.1V from the supplies $(V_L \ge -V_S + 2.1V)$ or $V_H \le +V_S - 2.1V)$, you can use simple resistor dividers to set V_H and V_L (see Figure 1). Make sure you include the Limiter Input Bias Currents (Figure 8) in the calculations (i.e., $I_{VL} \approx -50\mu A$ out of pin 5, and $I_{VH} \approx +50\mu A$ out of pin 8). For good limiter voltage accuracy, run at least 1mA quiescent bias current through these resistors.

When the limiter voltages need to be within 2.1V of the supplies ($V_L \le -V_S + 2.1V$ or $V_H \ge +V_S - 2.1V$), consider using low impedance buffers to set V_H and V_L to minimize errors due to bias current uncertainty. This will typically be the case for single supply operation ($V_S = +5V$). Figure 2 runs 2.5mA through the resistive divider that sets V_H and V_L . This keeps errors due to I_{VH} and $I_{VL} < \pm 1\%$ of the target limit voltages.

The limiters' DC accuracy depends on attention to detail. The two dominant error sources can be improved as follows:

- Power supplies, when used to drive resistive dividers that set V_H and V_L, can contribute large errors (e.g., ±5%). Using a more accurate source, and bypassing pins 5 and 8 with good capacitors, will improve limiter PSRR.
- The resistor tolerances in the resistive divider can also dominate. Use 1% resistors.

Other error sources also contribute, but should have little impact on the limiters' DC accuracy:

- Reduce offsets caused by the Limiter Input Bias Currents.
 Select the resistors in the resistive divider(s) as described above.
- Consider the signal path DC errors as contributing to uncertainty in the useable output swing.
- The Limiter Offset Voltage only slightly degrades limiter accuracy.

Figure 9 shows how the limiters affect distortion performance. Virtually no degradation in linearity is observed for output voltage swinging right up to the limiter voltages.




FIGURE 9. Harmonic Distortion Near Limit Voltages.



OFFSET VOLTAGE ADJUSTMENT

The circuit in Figure 10 allows offset adjustment without degrading offset drift with temperature. Use this circuit with caution since power supply noise can inadvertently couple into the op amp.




FIGURE 10. Offset Voltage Trim.

Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both DC input bias currents using R_3 . This minimizes the output offset voltage caused by the input bias currents.

OUTPUT DRIVE

The OPA688 has been optimized to drive 500Ω loads, such as ADCs. It still performs very well driving 100Ω loads; the specifications are shown for the 500Ω load. This makes the OPA688 an ideal choice for a wide range of high-frequency applications.

Many high-speed applications, such as driving ADCs, require op amps with low output impedance. As shown in the typical performance curve "Output Impedance vs Frequency", the OPA688 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency, since loop gain decreases with frequency.

THERMAL CONSIDERATIONS

The OPA688 will not require heat-sinking under most operating conditions. Maximum desired junction temperature will set a maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C.

The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}) and the additional power dissipated in the output stage (P_{DL}) while delivering load power. P_{DQ} is simply the specified no-load supply current times the total supply voltage across the part. P_{DL} depends on the required output signals and loads. For a grounded resistive load, and equal bipolar supplies, it is at a maximum when the output is at 1/2 either supply voltage. In this condition, $P_{DL} = V_S^2/(4R_L)$ where R_L includes the feedback network loading. Note that it is the power in the output stage, and not in the load, that determines internal power dissipation.

The operating junction temperature is: $T_J = T_A + P_D \theta_{JA}$, where T_A is the ambient temperature.

For example, the maximum T_J for a OPA688U with G=+2, $R_{FB}=402\Omega,~R_L=100\Omega,~and~\pm V_S=\pm 5V$ at the maximum $T_A=+85^{\circ}C$ is calculated as:

$$P_{DQ} = (10V \cdot 20\text{mA}) = 200\text{mW}$$

$$P_{DL} = \frac{(5V)^2}{4 \cdot (100\Omega \parallel 804\Omega)} = 70\text{mW}$$

$$P_{D} = 200\text{mW} + 70\text{mW} = 270\text{mW}$$

$$T_{I} = 85^{\circ}\text{C} + 270\text{mW} \cdot 125^{\circ}\text{C} / \text{W} = 119^{\circ}\text{C}$$

CAPACITIVE LOADS

Capacitive loads, such as the input to ADCs, will decrease the amplifier's phase margin, which may cause high-frequency peaking or oscillations. Capacitive loads $\geq 2pF$ should be isolated by connecting a small resistor in series with the output as shown in Figure 11. Increasing the gain from +2 will improve the capacitive drive capabilities due to increased phase margin.




FIGURE 11. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high-frequency performance. The capacitance of coax cable (29pF/foot for RG-58) will not load the amplifier when the coaxial cable, or transmission line, is terminated in its characteristic impedance.

FREQUENCY RESPONSE COMPENSATION

The OPA688 is internally compensated to be unity-gain stable, and has a nominal phase margin of 60° at a gain of +2. Phase margin and peaking improve at higher gains. Recall that an inverting gain of -1 is equivalent to a gain of +2 for bandwidth purposes (i.e., noise gain = 2).

Standard external compensation techniques work with this device. For example, in the inverting configuration, the bandwidth may be limited without modifying the inverting gain by placing a series RC network to ground on the inverting node. This has the effect of increasing the noise gain at high frequencies, which limits the bandwidth.



To maintain a wide bandwidth at high gains, cascade several op amps, or use the high gain optimized OPA689.

In applications where a large feedback resistor is required, such as photodiode transimpedance amplifier, the parasitic capacitance from the inverting input to ground causes peaking or oscillations. To compensate for this effect, connect a small capacitor in parallel with the feedback resistor. The bandwidth will be limited by the pole that the feedback resistor and this capacitor create. In other high gain applications, use a three resistor "Tee" network to reduce the RC time constants set by the parasitic capacitances. Be careful to not increase the noise generated by this feedback network too much.

PULSE SETTLING TIME

The OPA688 is capable of an extremely fast settling time in response to a pulse input. Frequency response flatness and phase linearity are needed to obtain the best settling times. For capacitive loads, such as an ADC, use the recommended $R_{\rm S}$ in the typical performance curve " $R_{\rm S}$ vs Capacitive Load". Extremely fine-scale settling (0.01%) requires close attention to ground return current in the supply decoupling capacitors.

The pulse settling characteristics when recovering from overdrive are very good.

DISTORTION

The OPA688's distortion performance is specified for a 500Ω load, such as an ADC. Driving loads with smaller resistance will increase the distortion as illustrated in Figure 12. Remember to include the feedback network in the load resistance calculations.




FIGURE 12.5MHz Harmonic Distortion vs Load Resistance.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265