

DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA1554Q

4 X 11 W SINGLE-ENDED OR 2 X 22 W POWER AMPLIFIER

GENERAL DESCRIPTION

The TDA1554Q is an integrated class-B output amplifier in a 17-lead single-in-line (SIL) plastic power package. The circuit contains 4 x 11 W single-ended or 2 x 22 W bridge amplifiers. The device is primarily developed for car radio applications.

Features

- Requires very few external components
- Flexibility in use — Quad single-ended or stereo BTL
- High output power
- Low offset voltage at outputs (important for BTL)
- Fixed gain
- Good ripple rejection
- Mute/stand-by switch
- Load dump protection
- AC and DC short-circuit-safe to ground and V_p
- Thermally protected
- Reverse polarity safe
- Capability to handle high energy on outputs ($V_p = 0$ V)
- Protected against electrostatic discharge
- No switch-on/switch-off pop
- Low thermal resistance
- Identical inputs (inverting and non-inverting)
- Flexible leads

QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range operating		V_p	6.0	14.4	18.0	V
Repetitive peak output current		I_{ORM}	—	—	4	A
Total quiescent current		I_{tot}	—	80	160	mA
Stand-by current		I_{sb}	—	0.1	100	μ A
Stereo BTL application						
Output power	$R_L = 4 \Omega$; THD = 10%	P_o	20	22	—	W
Supply voltage ripple rejection		RR	48	—	—	dB
Noise output voltage (RMS value)	$R_S = 0 \Omega$	$V_{no(rms)}$	—	70	—	μ V
Input impedance		$ Z_I $	25	30	38	k Ω
DC output offset voltage		$ \Delta V_O $	—	—	100	mV
Quad single-ended application						
Output power	THD = 10%	P_o	—	6	—	W
	$R_L = 4 \Omega$	P_o	—	11	—	W
	$R_L = 2 \Omega$	RR	48	—	—	dB
Supply voltage ripple rejection						
Noise output voltage (RMS value)	$R_S = 0 \Omega$	$V_{no(rms)}$	—	50	—	μ V
Input impedance		$ Z_I $	50	60	75	k Ω

PACKAGE OUTLINE

17-lead SIL-bent-to-DIL; plastic power (SOT243R).

7110826 0081590 729

May 1992

1469




Fig.1 Block diagram.

PINNING

1	NINV1	non-inverting input 1	9	n.c.	not connected
2	INV1	inverting input 1	10	OUT3	output 3
3	GND	ground (signal)	11	GND2	power ground 2 (substrate)
4	RR	supply voltage ripple rejection	12	OUT4	output 4
5	V _{P1}	positive supply voltage 1	13	V _{P2}	positive supply voltage 2
6	OUT1	output 1	14	M/SS	mute/stand-by switch
7	GND1	power ground 1 (substrate)	15	n.c.	not connected
8	OUT2	output 2	16	INV2	inverting input 2
			17	NINV2	non-inverting input 2

FUNCTIONAL DESCRIPTION

The TDA1554Q contains four identical amplifiers with differential input stages (two inverting and two non-inverting) and can be used for single-ended or bridge applications. The gain of each amplifier is fixed at 20 dB (26 dB in BTL). A special feature of this device is:

Mute/stand-by switch

- low stand-by current ($< 100 \mu\text{A}$)
- low mute/stand-by switching current (low cost supply switch)
- mute facility

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage					
operating		V_P	—	18	V
non-operating		V_P	—	30	V
load dump protected	during 50 ms; $t_r \geq 2.5 \text{ ms}$	V_P	—	45	V
Non-repetitive peak output current		I_{OSM}	—	6	A
Repetitive peak output current		I_{ORM}	—	4	A
Storage temperature range		T_{stg}	-55	+ 150	$^{\circ}\text{C}$
Junction temperature		T_j	—	150	$^{\circ}\text{C}$
AC and DC short-circuit-safe voltage		V_{PSC}	—	18	V
Energy handling capability at outputs	$V_P = 0 \text{ V}$		—	200	mJ
Reverse polarity		V_{PR}	—	6	V
Total power dissipation	see Fig.2	P_{tot}	—	60	W




Fig.2 Power derating curve.

DC CHARACTERISTICS

$V_P = 14.4 \text{ V}$; $T_{amb} = 25 \text{ }^\circ\text{C}$; measurements taken using Fig.4; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply						
Supply voltage range	note 1	V _P	6.0	14.4	18.0	V
Total quiescent current		I _{tot}	—	80	160	mA
DC output voltage	note 2	V _O	—	6.9	—	V
DC output offset voltage		ΔV _O	—	—	100	mV
Mute/stand-by switch						
Switch-on voltage level		V _{ON}	8.5	—	—	V
Mute condition						
Output signal in mute position	V _I = 1 V (max); f = 1 kHz	V _{mute}	3.3	—	6.4	V
DC output offset voltage (between pins 6 to 8 and 10 to 12)		V _O	—	—	2	mV
		ΔV _O	—	—	100	mV
		V _{sb}	0	—	2	V
Stand-by condition						
DC current in stand-by condition		I _{sb}	—	—	100	μA
Switch-on current		I _{sw}	—	12	40	μA

AC CHARACTERISTICS

$V_P = 14.4 \text{ V}$; $R_L = 4 \Omega$; $f = 1 \text{ kHz}$; $T_{amb} = 25^\circ \text{C}$; measurements taken using Fig.3 for stereo BTL application and Fig.4 for quad single-ended application unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Stereo BTL application						
Output power	THD = 0.5%	P_O	15	17	—	W
	THD = 10%	P_O	20	22	—	W
Output power at $V_P = 13.2 \text{ V}$	THD = 0.5%	P_O	—	12	—	W
	THD = 10%	P_O	—	17	—	W
Total harmonic distortion	$P_O = 1 \text{ W}$	THD	—	0.1	—	%
Power bandwidth	THD = 0.5%	B_W	—	20 to 15 000	—	Hz
	$P_O = -1 \text{ dB}$ w.r.t. 15 W					
Low frequency roll-off	note 3	f_L	—	45	—	Hz
	-1 dB					
High frequency roll-off	-1 dB	f_H	20	—	—	kHz
Closed loop voltage gain		G_V	25	26	27	dB
Supply voltage ripple rejection	note 4	RR	48	—	—	dB
		RR	48	—	—	dB
		RR	80	—	—	dB
		$ Z_i $	25	30	38	k Ω
Noise output voltage (RMS value)	$R_S = 0 \Omega$; note 5 $R_S = 10 \text{ k}\Omega$; note 5 notes 5 and 6	$V_{no(rms)}$	—	70	—	μV
		$V_{no(rms)}$	—	100	200	μV
		$V_{no(rms)}$	—	60	—	μV
		α	40	—	—	dB
Channel separation	$R_S = 10 \text{ k}\Omega$	$ \Delta G_V $	—	—	1	dB

parameter	conditions	symbol	min.	typ.	max.	unit
Quad single-ended application						
Output power	note 7					
	THD = 0.5%	P_O	4	5	—	W
Output power at $R_L = 2 \Omega$	THD = 10%	P_O	5.5	6	—	W
	note 7					
Total harmonic distortion	THD = 0.5%	P_O	7.5	8.5	—	W
	THD = 10%	P_O	10	11	—	W
Low frequency roll-off	$P_O = 1 \text{ W}$	THD	—	0.1	—	%
High frequency roll-off	note 3					
Closed loop voltage gain	-3 dB	f_L	—	45	—	Hz
Supply voltage ripple rejection	-1 dB	f_H	20	—	—	kHz
ON		G_V	19	20	21	dB
mute	note 4					
stand-by		RR	48	—	—	dB
Input impedance		RR	48	—	—	dB
Noise output voltage (RMS value)		RR	80	—	—	dB
ON		$ Z_i $	50	60	75	$k\Omega$
mute						
Channel separation	$R_S = 0 \Omega$; note 5	$V_{no(rms)}$	—	50	—	μV
Channel unbalance	$R_S = 10 k\Omega$; note 5	$V_{no(rms)}$	—	70	100	μV
	notes 5 and 6	$V_{no(rms)}$	—	50	—	μV
	$R_S = 10 k\Omega$	α	40	—	—	dB
		$ \Delta G_V $	—	—	1	dB

Notes to the characteristics

1. The circuit is DC adjusted at $V_P = 6 \text{ V}$ to 18 V and AC operating at $V_P = 8.5 \text{ V}$ to 18 V .
2. At $18 \text{ V} < V_P < 30 \text{ V}$ the DC output voltage $\leq V_P/2$.
3. Frequency response externally fixed.
4. Ripple rejection measured at the output with a source impedance of 0Ω (maximum ripple amplitude of 2 V) and a frequency between 100 Hz and 10 kHz .
5. Noise voltage measured in a bandwidth of 20 Hz to 20 kHz .
6. Noise output voltage independent of R_S ($V_I = 0 \text{ V}$).
7. Output power is measured directly at the output pins of the IC.

APPLICATION INFORMATION




Fig.3 Stereo BTL application circuit diagram.




Fig.4 Quad single-ended application circuit diagram.