

SN74BCT533
OCTAL TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCBS055A – JULY 1990 – REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design
Significantly Reduces I_{CCZ}
- Full Parallel Access for Loading
- 3-State Inverting Outputs Drive Bus Lines
or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V
Per MIL-Std-883C, Method 3015
- Package Options Include Plastic
Small-Outline (DW) Packages and Standard
Plastic 300-mil DIPs (N)

description

The SN74BCT533 is an 8-bit transparent D-type latch with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

When the latch-enable (LE) input is high, the \bar{Q} outputs follow the complements of the data (D) inputs. When LE is taken low, the \bar{Q} outputs are latched at the inverse of the levels set up at the D inputs. The SN74BCT533 provides inverted data at its outputs.

A buffered output-enable (\bar{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.


The output-enable (\bar{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT533 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE
(each latch)

| INPUTS | | | OUTPUT |
|------------|----|---|-------------|
| \bar{OE} | LE | D | \bar{Q} |
| L | H | H | L |
| L | H | L | H |
| L | L | X | \bar{Q}_0 |
| H | X | X | Z |


DW OR N PACKAGE
(TOP VIEW)



SN74BCT533 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS


SCBS055A – JULY 1990 – REVISED NOVEMBER 1993

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|---------------------|
| Supply voltage range, V_{CC} | – 0.5 V to 7 V |
| Input voltage range, V_I (see Note 1) | – 0.5 V to 7 V |
| Voltage range applied to any output in the disabled or power-off state, V_O | – 0.5 V to 7 V |
| Voltage range applied to any output in the high state, V_O | – 0.5 V to V_{CC} |
| Input clamp current | – 30 mA |
| Current into any output in the low state | 128 mA |
| Operating free-air temperature range | 0°C to 70°C |
| Storage temperature range | – 65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|----------|--------------------------------|-----|-----|-----|------|
| V_{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V_{IH} | High-level input voltage | | 2 | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | V |
| I_{IK} | Input clamp current | | | –18 | mA |
| I_{OH} | High-level output current | | | –15 | mA |
| I_{OL} | Low-level output current | | | 64 | mA |
| T_A | Operating free-air temperature | 0 | | 70 | °C |

SN74BCT533**OCTAL TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS**

SCBS055A – JULY 1990 – REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|------------|--|---|------|------|------|---------------|
| V_{IK} | $V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$ | | | | -1.2 | V |
| V_{OH} | $V_{CC} = 4.5 \text{ V}$ | $I_{OH} = -3 \text{ mA}$ | 2.4 | 3.3 | | V |
| | | $I_{OH} = -15 \text{ mA}$ | 2 | 3.1 | | |
| V_{OL} | $V_{CC} = 4.75 \text{ V}$ | $I_{OH} = -3 \text{ mA}$ | 2.7 | | | |
| I_I | $V_{CC} = 4.5 \text{ V}$ | $I_{OL} = 64 \text{ mA}$ | 0.42 | 0.55 | | V |
| I_{IH} | $V_{CC} = 5.5 \text{ V}$ | $V_I = 5.5 \text{ V}$ | | | 0.4 | mA |
| I_{IL} | $V_{CC} = 5.5 \text{ V}$ | $V_I = 2.7 \text{ V}$ | | | 20 | μA |
| $I_{OS}^‡$ | $V_{CC} = 5.5 \text{ V}$ | $V_O = 0$ | -100 | | -225 | mA |
| I_{OZH} | $V_{CC} = 5.5 \text{ V}$ | $V_O = 2.7 \text{ V}$ | | | 50 | μA |
| I_{OZL} | $V_{CC} = 5.5 \text{ V}$ | $V_O = 0.5 \text{ V}$ | | | -50 | μA |
| I_{CCL} | $V_{CC} = 5.5 \text{ V}$ | | 40 | 63 | | mA |
| I_{CCH} | $V_{CC} = 5.5 \text{ V}$ | | 5 | 8 | | mA |
| I_{CCZ} | $V_{CC} = 5.5 \text{ V}$ | | 5 | 8 | | mA |
| C_i | $V_{CC} = 5 \text{ V}$ | $V_I = 2.5 \text{ V or } 0.5 \text{ V}$ | 6 | | | pF |
| C_o | $V_{CC} = 5 \text{ V}$ | $V_O = 2.5 \text{ V or } 0.5 \text{ V}$ | 11 | | | pF |

† All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | | $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ | | MIN | MAX | UNIT |
|----------|---|--|-----|-----|-----|------|
| | | MIN | MAX | | | |
| t_W | Pulse duration, LE high | 4 | 4 | | | ns |
| t_{SU} | Setup time, data before LE \downarrow | High or low | 2.5 | 2.5 | | ns |
| t_h | Hold time, data after LE \downarrow | High or low | 3 | 3 | | ns |

switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ\text{C}$ | | | UNIT | |
|-----------|-----------------|----------------|---|-----|-----|------|------|
| | | | MIN | TYP | MAX | | |
| t_{PLH} | D | \bar{Q} | 2.8 | 6.1 | 9.1 | 2.8 | 11.2 |
| t_{PHL} | | | 2.7 | 5.3 | 8.2 | 2.7 | 9.3 |
| t_{PLH} | LE | \bar{Q} | 2.3 | 5 | 7.7 | 2.3 | 8.6 |
| t_{PHL} | | | 2.5 | 4.9 | 7.6 | 2.5 | 8.1 |
| t_{PZH} | \overline{OE} | \bar{Q} | 3.1 | 6.1 | 8.8 | 3.1 | 10.8 |
| t_{PZL} | | | 3.7 | 6.9 | 10 | 3.7 | 12 |
| t_{PHZ} | OE | \bar{Q} | 1.8 | 3.9 | 5.9 | 1.8 | 6.9 |
| t_{PLZ} | | | 1.3 | 3.5 | 6.1 | 1.3 | 7.2 |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| SN74BCT533DW | OBsolete | SOIC | DW | 20 | | TBD | Call TI | Call TI |
| SN74BCT533DWR | OBsolete | SOIC | DW | 20 | | TBD | Call TI | Call TI |
| SN74BCT533N | OBsolete | PDIP | N | 20 | | TBD | Call TI | Call TI |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|---------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated