



### FEATURES

- 80C32-Compatible
  - 8051 pin and instruction set compatible
  - Four 8-bit I/O ports
  - Three 16-bit timer/counters
  - 256 bytes scratchpad RAM
  - Addresses 64 kB ROM and 64 kB RAM
- High-speed architecture
  - 4 clocks/machine cycle (8032=12)
  - DC to 33 MHz (DS80C320)
  - DC to 18 MHz (DS80C323)
  - Single-cycle instruction in 121 ns
  - Uses less power for equivalent work
  - Dual data pointer
  - Optional variable length MOVX to access fast/slow RAM/peripherals
- High integration controller includes:
  - Power-fail reset
  - Programmable watchdog timer
  - Early-warning power-fail interrupt
- Two full-duplex hardware serial ports
- 13 total interrupt sources with six external
- Available in 40-pin DIP, 44-pin PLCC and TQFP


### PIN ASSIGNMENT



40-PIN DIP



44-PIN PLCC



44-PIN TQFP

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <http://dbserv.maxim-ic.com/errata.cfm>.

## DESCRIPTION

The DS80C320/DS80C323 is a fast 80C31/80C32-compatible microcontroller. Wasted clock and memory cycles have been removed using a redesigned processor core. As a result, every 8051 instruction is executed between 1.5 and 3 times faster than the original for the same crystal speed. Typical applications will see a speed improvement of 2.5 times using the same code and same crystal. The DS80C320 offers a maximum crystal rate of 33 MHz, resulting in apparent execution speeds of 82.5 MHz (approximately 2.5X).

The DS80C320/DS80C323 is pin-compatible with all three packages of the standard 80C32 and offers the same timer/counters, serial port, and I/O ports. In short, the device is extremely familiar to 8051 users but provides the speed of a 16-bit processor.

The DS80C320 provides several extras in addition to greater speed. These include a second full hardware serial port, seven additional interrupts, programmable watchdog timer, power-fail interrupt and reset. The device also provides dual data pointers (DPTRs) to speed block data memory moves. It can also adjust the speed of off-chip data memory access to between two and nine machine cycles for flexibility in selecting memory and peripherals.

The DS80C320 operating voltage ranges from 4.25V to 5.5V, making it ideal as a high-performance upgrade to existing 5V systems. For applications in which power consumption is critical, the DS80C323 offers the same feature set as the DS80C320, but with 2.7V to 5.5V operation.

## ORDERING INFORMATION

PART NUMBER	PACKAGE	MAX CLOCK SPEED	TEMPERATURE RANGE
DS80C320-MCG	40-pin plastic DIP	25 MHz	0°C to +70°C
DS80C320-QCG	44-pin PLCC	25 MHz	0°C to +70°C
DS80C320-ECG	44-pin TQFP	25 MHz	0°C to +70°C
DS80C320-MNG	40-pin plastic DIP	25 MHz	-40°C to +85°C
DS80C320-QNG	44-pin PLCC	25 MHz	-40°C to +85°C
DS80C320-ENG	44-pin TQFP	25 MHz	-40°C to +85°C
DS80C320-MCL	40-pin plastic DIP	33 MHz	0°C to +70°C
DS80C320-QCL	44-pin PLCC	33 MHz	0°C to +70°C
DS80C320-ECL	44-pin TQFP	33 MHz	0°C to +70°C
DS80C320-MNL	40-pin plastic DIP	33 MHz	-40°C to +85°C
DS80C320-QNL	44-pin PLCC	33 MHz	-40°C to +85°C
DS80C320-ENL	44-pin TQFP	33 MHz	-40°C to +85°C

DS80C323-MCD	40-pin plastic DIP	18 MHz	0°C to +70°C
DS80C323-QCD	44-pin PLCC	18 MHz	0°C to +70°C
DS80C323-ECD	44-pin TQFP	18 MHz	0°C to +70°C



**PIN DESCRIPTION Table 1**

DIP	PLCC	TQFP	SIGNAL NAME	DESCRIPTION																											
40	44	38	V <sub>CC</sub>	V <sub>CC</sub> - +5V. (+3V DS80C323)																											
20	22, 23	16, 17	GND	GND - Digital circuit ground.																											
9	10	4	RST	<b>RST - Input.</b> The RST input pin contains a Schmitt voltage input to recognize external active high Reset inputs. The pin also employs an internal pulldown resistor to allow for a combination of wired OR external Reset sources. An RC is <u>not</u> required for power-up, as the device provides this function internally.																											
18 19	20 21	14 15	XTAL2 XTAL1	<b>XTAL1, XTAL2</b> - The crystal oscillator pins XTAL1 and XTAL2 provide support for parallel resonant, AT cut crystals. XTAL1 act also as an input in the event that an external clock source is used in place of a crystal. XTAL2 serves as the output of the crystal amplifier.																											
29	32	26	PSEN	<b>PSEN - Output.</b> The Program Store Enable output. This signal is commonly connected to external ROM memory as a chip enable. PSEN will provide an active low pulse width of 2.25 XTAL1 cycles with a period of four XTAL1 cycles. PSEN is driven high when data memory (RAM) is being accessed through the bus and during a reset condition.																											
30	33	27	ALE	<b>ALE – Output.</b> The Address Latch Enable output functions as a clock to latch the external address LSB from the multiplexed address/data bus. This signal is commonly connected to the latch enable of an external 373 family transparent latch. ALE has a pulse width of 1.5 XTAL1 cycles and a period of four XTAL1 cycles. ALE is forced high when the device is in a Reset condition.																											
39 38 37 36 35 34 33 32	43 42 41 40 39 38 37 36	37 36 35 34 33 32 31 30	AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7	<b>AD0-7 (Port 0) - I/O.</b> Port 0 is the multiplexed address/data bus. During the time when ALE is high, the LSB of a memory address is presented. When ALE falls, the port transitions to a bi-directional data bus. This bus is used to read external ROM and read/write external RAM memory or peripherals. The Port 0 has no true port latch and can not be written directly by software. The reset condition of Port 0 is high. No pullup resistors are needed.																											
1-8	2-9	40-44 1-3	P1.0-P1.7	<b>Port 1 - I/O.</b> Port 1 functions as both an 8-bit bi-directional I/O port and an alternate functional interface for Timer 2 I/O, new External Interrupts, and new Serial Port 1. The reset condition of Port 1 is with all bits at a logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the device will activate a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 will cause a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port once again becomes the output high (and input) state. The alternate modes of Port 1 are outlined as follows: <table><tr><th>Port</th><th>Alternate</th><th>Function</th></tr><tr><td>P1.0</td><td>T2</td><td>External I/O for Timer/Counter 2</td></tr><tr><td>P1.1</td><td>T2EX</td><td>Timer/Counter 2 Capture/Reload Trigger</td></tr><tr><td>P1.2</td><td>RXD1</td><td>Serial Port 1 Input</td></tr><tr><td>P1.3</td><td>TXD1</td><td>Serial Port 1 Output</td></tr><tr><td>P1.4</td><td>INT2</td><td>External Interrupt 2 (Positive Edge Detect)</td></tr><tr><td>P1.5</td><td>INT3</td><td>External Interrupt 3 (Negative Edge Detect)</td></tr><tr><td>P1.6</td><td>INT4</td><td>External Interrupt 4 (Positive Edge Detect)</td></tr><tr><td>P1.7</td><td>INT5</td><td>External Interrupt 5 (Negative Edge Detect)</td></tr></table>	Port	Alternate	Function	P1.0	T2	External I/O for Timer/Counter 2	P1.1	T2EX	Timer/Counter 2 Capture/Reload Trigger	P1.2	RXD1	Serial Port 1 Input	P1.3	TXD1	Serial Port 1 Output	P1.4	INT2	External Interrupt 2 (Positive Edge Detect)	P1.5	INT3	External Interrupt 3 (Negative Edge Detect)	P1.6	INT4	External Interrupt 4 (Positive Edge Detect)	P1.7	INT5	External Interrupt 5 (Negative Edge Detect)
Port	Alternate	Function																													
P1.0	T2	External I/O for Timer/Counter 2																													
P1.1	T2EX	Timer/Counter 2 Capture/Reload Trigger																													
P1.2	RXD1	Serial Port 1 Input																													
P1.3	TXD1	Serial Port 1 Output																													
P1.4	INT2	External Interrupt 2 (Positive Edge Detect)																													
P1.5	INT3	External Interrupt 3 (Negative Edge Detect)																													
P1.6	INT4	External Interrupt 4 (Positive Edge Detect)																													
P1.7	INT5	External Interrupt 5 (Negative Edge Detect)																													
1 2 3 4 5 6 7 8	2 3 4 5 6 7 8 9	40 41 42 43 44 1 2 3																													

DIP	PLCC	TQFP	SIGNAL NAME	DESCRIPTION																											
21	24	18	A8 (P2.0)	<b>A15-A8 (Port 2) - Output.</b> Port 2 serves as the MSB for external addressing. P2.7 is A15 and P2.0 is A8. The device will automatically place the MSB of an address on P2 for external ROM and RAM access. Although Port 2 can be accessed like an ordinary I/O port, the value stored on the Port 2 latch will never be seen on the pins (due to memory access). Therefore writing to Port 2 in software is only useful for the instructions MOVX A, @Ri or MOVX @Ri, A. These instructions use the Port 2 internal latch to supply the external address MSB. In this case, the Port 2 latch value will be supplied as the address information.																											
22	25	19	A9 (P2.1)																												
23	26	20	A10 (P2.2)																												
24	27	21	A11 (P2.3)																												
25	28	22	A12 (P2.4)																												
26	29	23	A13 (P2.5)																												
27	30	24	A14 (P2.6)																												
28	31	25	A15 (P2.7)																												
10-17	11, 13-19	5, 7-13	P3.0-P3.7	<b>Port 3 - I/O.</b> Port 3 functions as both an 8-bit bi-directional I/O port and an alternate functional interface for External Interrupts, Serial Port 0, Timer 0 & 1 Inputs, $\overline{RD}$ and $\overline{WR}$ strobes. The reset condition of Port 3 is with all bits at a logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the device will activate a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 will cause a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port once again becomes both the output high and input state. The alternate modes of Port 3 are outlined below: <table><tr><th>Port</th><th>Alternate</th><th>Mode</th></tr><tr><td><b>P3.0</b></td><td>RXD0</td><td>Serial Port 0 Input</td></tr><tr><td><b>P3.1</b></td><td>TXD0</td><td>Serial Port 0 Output</td></tr><tr><td><b>P3.2</b></td><td><math>\overline{INT0}</math></td><td>External Interrupt 0</td></tr><tr><td><b>P3.3</b></td><td><math>\overline{INT1}</math></td><td>External Interrupt 1</td></tr><tr><td><b>P3.4</b></td><td>T0</td><td>Timer 0 External Input</td></tr><tr><td><b>P3.5</b></td><td>T1</td><td>Timer 1 External Input</td></tr><tr><td><b>P3.6</b></td><td><math>\overline{WR}</math></td><td>External Data Memory Write Strobe</td></tr><tr><td><b>P3.7</b></td><td><math>\overline{RD}</math></td><td>External Data Memory Read Strobe</td></tr></table>	Port	Alternate	Mode	<b>P3.0</b>	RXD0	Serial Port 0 Input	<b>P3.1</b>	TXD0	Serial Port 0 Output	<b>P3.2</b>	$\overline{INT0}$	External Interrupt 0	<b>P3.3</b>	$\overline{INT1}$	External Interrupt 1	<b>P3.4</b>	T0	Timer 0 External Input	<b>P3.5</b>	T1	Timer 1 External Input	<b>P3.6</b>	$\overline{WR}$	External Data Memory Write Strobe	<b>P3.7</b>	$\overline{RD}$	External Data Memory Read Strobe
Port	Alternate	Mode																													
<b>P3.0</b>	RXD0	Serial Port 0 Input																													
<b>P3.1</b>	TXD0	Serial Port 0 Output																													
<b>P3.2</b>	$\overline{INT0}$	External Interrupt 0																													
<b>P3.3</b>	$\overline{INT1}$	External Interrupt 1																													
<b>P3.4</b>	T0	Timer 0 External Input																													
<b>P3.5</b>	T1	Timer 1 External Input																													
<b>P3.6</b>	$\overline{WR}$	External Data Memory Write Strobe																													
<b>P3.7</b>	$\overline{RD}$	External Data Memory Read Strobe																													
10	11	5																													
11	13	7																													
12	14	8																													
13	15	9																													
14	16	10																													
15	17	11																													
16	18	12																													
17	19	13																													
31	35	29	$\overline{EA}$	<b><math>\overline{EA}</math> - Input.</b> This pin must be connected to ground for proper operation.																											
-	12 34	6 28	NC	<b>NC - Reserved.</b> These pins should not be connected. They are reserved for use with future devices in this family.																											
-	1	39		<b>NC - Reserved.</b> These pins are reserved for additional ground pins on future products.																											

## 80C32 COMPATIBILITY

The DS80C320/DS80C323 is a CMOS 80C32-compatible microcontroller designed for high performance. In most cases it will drop into an existing 80C32 design to significantly improve the operation. Every effort has been made to keep the device familiar to 8032 users, yet it has many new features. In general, software written for existing 80C32-based systems will work on the DS80C320/DS80C323. The exception is critical timing since the High-Speed Microcontroller performs its instructions much faster than the original. It may be necessary to use memories with faster access times if the same crystal frequency is used.

Application note 57 “DS80C320 Memory Interface Timing” is a useful tool to help the embedded system designer select the proper memories for her or his application.

The DS80C320/DS80C323 runs the standard 8051 instruction set and is pin-compatible with an 80C32 in any of three standard packages. It also provides the same timer/counter resources, full-duplex serial port, 256 bytes of scratchpad RAM and I/O ports as the standard 80C32. Timers will default to a 12 clock per

cycle operation to keep timing compatible with original 8051 systems. However, they can be programmed to run at the new 4 clocks per cycle if desired.


New hardware features are accessed using Special Function Registers that do not overlap with standard 80C32 locations. A summary of these SFRs is provided below.

The DS80C320/DS80C323 addresses memory in an identical fashion to the standard 80C32. Electrical timing will appear different due to the high-speed nature of the product. However, the signals are essentially the same. Detailed timing diagrams are provided below in the electrical specifications.

This data sheet assumes the user is familiar with the basic features of the standard 80C32. In addition to these standard features, the DS80C320/DS80C323 includes many new functions. This data sheet provides only a summary and overview. Detailed descriptions are available in the User's Guide located in the front of the High-Speed Microcontroller data book.

## COMPARATIVE TIMING OF THE DS80C320/DS80C323 AND 80C32 Figure 2

### DS80C320/DS80C323 TIMING



## HIGH-SPEED OPERATION

The DS80C320/DS80C323 is built around a high speed 80C32 compatible core. Higher speed comes not just from increasing the clock frequency, but from a newer, more efficient design.

In this updated core, dummy memory cycles have been eliminated. In a conventional 80C32, machine cycles are generated by dividing the clock frequency by 12. In the DS80C320/DS80C323, the same machine cycle is performed in 4 clocks. Thus the fastest instruction, one machine cycle, is executed three times faster for the same crystal frequency. Note that these are identical instructions. A comparison of the timing differences is shown in Figure 2. The majority of instructions will see the full 3 to 1 speed improvement. Some instructions will get between 1.5 and 2.4 X improvement. Note that all instructions are faster than the original 80C51. Table 2 below shows a summary of the instruction set including the speed.

The numerical average of all opcodes is approximately a 2.5 to 1 speed improvement. Individual programs will be affected differently, depending on the actual instructions used. Speed-sensitive applications would make the most use of instructions that are three times faster. However, the sheer number of 3 to 1 improved opcodes makes dramatic speed improvements likely for any code. The Dual Data Pointer feature also allows the user to eliminate wasted instructions when moving blocks of memory.

## INSTRUCTION SET SUMMARY

All instructions in the DS80C320/DS80C323 perform the same functions as their 80C32 counterparts. Their effect on bits, flags, and other status functions is identical. However, the timing of each instruction is different. This applies both in absolute and relative number of clocks.

For absolute timing of real-time events, the timing of software loops will need to be calculated using the table below. However, counter/timers default to run at the older 12 clocks per increment. Therefore, while software runs at higher speed, timer-based events need no modification to operate as before. Timers can be set to run at 4 clocks per increment cycle to take advantage of higher speed operation.

The relative time of two instructions might be different in the new architecture than it was previously. For example, in the original architecture, the “MOVX A, @DPTR” instruction and the “MOV direct, direct” instruction used two machine cycles or 24 oscillator cycles. Therefore, they required the same amount of time. In the DS80C320/DS80C323, the MOVX instruction can be done in two machine cycles or eight oscillator cycles but the “MOV direct, direct” uses three machine cycles or 12 oscillator cycles. While both are faster than their original counterparts, they now have different execution times from each other. This is because in most cases, the DS80C320/DS80C323 uses one cycle for each byte. The user concerned with precise program timing should examine the timing of each instruction for familiarity with the changes. Note that a machine cycle now requires just four clocks, and provides one ALE pulse per cycle. Many instructions require only one cycle, but some require five. In the original architecture, all were one or two cycles except for MUL and DIV.

**INSTRUCTION SET SUMMARY Table 2****Legends:**

A	-	Accumulator
Rn	-	Register R7-R0
direct	-	Internal Register address
@Ri	-	Internal Register pointed-to by R0 or R1 (except MOVX)
rel	-	2's complement offset byte
bit	-	direct bit-address
#data	-	8-bit constant
#data 16	-	16-bit constant
addr 16	-	16-bit destination address
addr 11	-	11-bit destination address

INSTRUCTION	BYTE	OSCILLATOR CYCLES	INSTRUCTION	BYTE	OSCILLATOR CYCLES
<b>Arithmetic Instructions:</b>					
ADD A, Rn	1	4	INC A	1	4
ADD A, direct	2	8	INC Rn	1	4
ADD A, @Ri	1	4	INC direct	2	8
ADD A, #data	2	8	INC @Ri	1	4
ADDC A, Rn	1	4	INC DPTR	1	12
ADDC A, direct	2	8	DEC A	1	4
ADDC A, @Ri	1	4	DEC Rn	1	4
ADDC A, #data	2	8	DEC direct	2	8
SUBB A, Rn	1	4	DEC @Ri	1	4
SUBB A, direct	2	8	MUL AB	1	20
SUBB A, @Ri	1	4	DIV AB	1	20
SUBB A, #data	2	8	DA A	1	4
<b>Logical Instructions:</b>					
ANL A, Rn	1	4	XRL A, Rn	1	4
ANL A, direct	2	8	XRL A, direct	2	8
ANL A, @Ri	1	4	XRL A, @Ri	1	4
ANL A, #data	2	8	XRL A, #data	2	8
ANL direct, A	2	8	XRL direct, A	2	8
ANL direct, #data	3	12	XRL direct, #data	3	12
ORL A, Rn	1	4	CLR A	1	4
ORL A, direct	2	8	CPL A	1	4
ORL A, @Ri	1	4	RL A	1	4
ORL A, #data	2	8	RLC A	1	4
ORL direct, A	2	8	RR A	1	4
ORL direct, #data	3	12	RRC A	1	4



**Data Transfer****Instructions:**

MOV A, Rn	1	4	MOVC A, @A+DPTR	1	12
MOV A, direct	2	8	MOVC A, @A+PC	1	12
MOV A, @Ri	1	4	MOVX A, @Ri	1	8-36*
MOV A, #data	2	8	MOVX A, @DPTR	1	8-36*
MOV Rn, A	1	4	MOVX @Ri, A	1	8-36*
MOV Rn, direct	2	8	MOVX @DPTR, A	1	8-36*
MOV Rn, #data	2	8	PUSH direct	2	8
MOV direct, A	2	8	POP direct	2	8
MOV direct, Rn	2	8	XCH A, Rn	1	4
MOV direct1, direct2	3	12	XCH A, direct	2	8
MOV direct, @Ri	2	8	XCH A, @Ri	1	4
MOV direct, #data	3	12	XCHD A, @Ri	1	4
MOV @Ri, A	1	4			
MOV @Ri, direct	2	8			
MOV @Ri, #data	2	8			
MOV DPTR, #data 16	3	12			

\*User Selectable

**Bit Manipulation****Instructions:**

CLR C	1	4	ANL C, bit	2	8
CLR bit	2	8	ANL C, $\overline{\text{bit}}$	2	8
SETB C	1	4	ORL C, bit	2	8
SETB bit	2	8	ORL C, $\overline{\text{bit}}$	2	8
CPL C	1	4	MOV C, bit	2	8
CPL bit	2	8	MOV bit, C	2	8

**Program Branching****Instructions:**

ACALL addr 11	2	12	CJNE A, direct, rel	3	16
LCALL addr 16	3	16	CJNE A, #data, rel	3	16
RET	1	16	CJNE Rn, #data, rel	3	16
RETI	1	16	CJNE Ri, #data, rel	3	16
AJMP addr 11	2	12	NOP	1	4
LJMP addr 16	3	16	JC rel	2	12
SJMP rel	2	12	JNC rel	2	12
JMP @A+DPTR	1	12	JB bit, rel	3	16
JZ rel	2	12	JNB bit, rel	3	16
JNZ rel	2	12	JBC bit, rel	3	16
DJNZ Rn, rel	2	12			
DJNZ direct, rel	3	16			

The table above shows the speed for each class of instruction. Note that many of the instructions have multiple opcodes. There are 255 opcodes for 111 instructions. Of the 255 opcodes, 159 are three times faster than the original 80C32. While a system that emphasizes those instructions will see the most improvement, the large total number that receive a 3 to 1 improvement assure a dramatic speed increase for any system. The speed improvement summary is provided below.


## SPEED ADVANTAGE SUMMARY

#Opcodes	Speed Improvement
159	3.0 x
51	1.5 x
43	2.0 x
2	2.4 x
255	Average: 2.5

## MEMORY ACCESS

The DS80C320/DS80C323 contains no on-chip ROM and 256 bytes of scratchpad RAM. Off-chip memory is accessed using the multiplexed address/data bus on P0 and the MSB address on P2. A typical memory connection is shown in Figure 3. Timing diagrams are provided in the Electrical Specifications. Program memory (ROM) is accessed at a fixed rate determined by the crystal frequency and the actual instructions. As mentioned above, an instruction cycle requires 4 clocks. Data memory (RAM) is accessed according to a variable speed MOVX instruction as described below.

## TYPICAL MEMORY CONNECTION Figure 3



## STRETCH MEMORY CYCLE

The DS80C320/DS80C323 allows the application software to adjust the speed of data memory access. The microcontroller is capable of performing the MOVX in as little as two instruction cycles. However, this value can be stretched as needed so that both fast memory and slow memory or peripherals can be accessed with no glue logic. Even in high-speed systems, it may not be necessary or desirable to perform data memory access at full speed. In addition, there are a variety of memory mapped peripherals such as LCD displays or UARTs that are not fast.

The Stretch MOVX is controlled by the Clock Control Register at SFR location 8Eh as described below. This allows the user to select a stretch value between 0 and 7. A Stretch of 0 will result in a two-machine cycle MOVX. A Stretch of 7 will result in a MOVX of nine machine cycles. Software can dynamically change this value depending on the particular memory or peripheral.

On reset, the Stretch value will default to a 1, resulting in a three-cycle MOVX. Therefore, RAM access will not be performed at full speed. This is a convenience to existing designs that may not have fast RAM in place. When maximum speed is desired, the software should select a Stretch value of 0. When using very slow RAM or peripherals, a larger stretch value can be selected. Note that this affects data memory only and the only way to slow program memory (ROM) access is to use a slower crystal.

Using a Stretch value between 1 and 7 causes the microcontroller to stretch the read/write strobe and all related timing. This results in a wider read/write strobe allowing more time for memory/peripherals to respond. The timing of the variable speed MOVX is shown in the Electrical Specifications. Note that full speed access is not the reset default case. Table 3 below shows the resulting strobe widths for each Stretch value. The memory stretch is implemented using the Clock Control Special Function Register at SFR location 8Eh. The stretch value is selected using bits CKCON.2-0. In the table, these bits are referred to as M2 through M0. The first stretch (default) allows the use of common 120 ns or 150 ns RAMs without dramatically lengthening the memory access.

**DATA MEMORY CYCLE STRETCH VALUES** Table 3

CKCON.2-0			MEMORY CYCLES	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ STROBE WIDTH IN CLOCKS	STROBE WIDTH TIME @ 25 MHz
MD2	MD1	MD0			
0	0	0	2	2	80 ns
0	0	1	3 (default)	4	160 ns
0	1	0	4	8	320 ns
0	1	1	5	12	480 ns
1	0	0	6	16	640 ns
1	0	1	7	20	800 ns
1	1	0	8	24	960 ns
1	1	1	9	28	1120 ns

## DUAL DATA POINTER

Data memory block moves can be accelerated using the Dual Data Pointer (DPTR). The standard 8032 DPTR is a 16-bit value that is used to address off-chip data RAM or peripherals. In the DS80C320/DS80C323, the standard 16-bit data pointer is called DPTR0 and is located at SFR addresses 82h and 83h. These are the standard locations. The new DPTR is located at SFR 84h and 85h and is called DPTR1. The DPTR Select bit (DPS) chooses the active pointer and is located at the LSB of the SFR location 86h. No other bits in register 86h have any effect and are set to 0. The user switches between data pointers by toggling the LSB of register 86h. The increment (INC) instruction is the fastest way to accomplish this. All DPTR-related instructions use the currently selected DPTR for any activity. Therefore only one instruction is required to switch from a source to a destination address. Using the Dual-Data Pointer saves code from needing to save source and destination addresses when doing a block move. Once loaded, the software simply switches between DPTR and 1. The relevant register locations are as follows.

DPL	82h	Low byte original DPTR
DPH	83h	High byte original DPTR
DPL1	84h	Low byte new DPTR
DPH1	85h	High byte new DPTR
DPS	86h	DPTR Select (LSB)

Sample code listed below illustrates the saving from using the dual DPTR. The example program was original code written for an 8051 and requires a total of 1869 DS80C320/DS80C323 machine cycles. This takes 299  $\mu$ s to execute at 25 MHz. The new code using the Dual DPTR requires only 1097 machine cycles taking 175.5  $\mu$ s. The Dual DPTR saves 772 machine cycles or 123.5  $\mu$ s for a 64-byte block move. Since each pass through the loop saves 12 machine cycles when compared to the single DPTR approach, larger blocks gain more efficiency using this feature.

## 64-BYTE BLOCK MOVE WITHOUT DUAL DATA POINTER

; SH and SL are high and low byte source address.

; DH and DL are high and low byte of destination address.

			# CYCLES
MOV	R5, #64d	; NUMBER OF BYTES TO MOVE	2
MOV	DPTR, #SHSL	; LOAD SOURCE ADDRESS	3
MOV	R1, #SL	; SAVE LOW BYTE OF SOURCE	2
MOV	R2, #SH	; SAVE HIGH BYTE OF SOURCE	2
MOV	R3, #DL	; SAVE LOW BYTE OF DESTINATION	2
MOV	R4, #DH	; SAVE HIGH BYTE OF DESTINATION	2

MOVE:

; THIS LOOP IS PERFORMED THE NUMBER OF TIMES LOADED INTO R5, IN THIS EXAMPLE 64

MOVX	A, @DPTR	; READ SOURCE DATA BYTE	2
MOV	R1, DPL	; SAVE NEW SOURCE POINTER	2
MOV	R2, DPH	;	2
MOV	DPL, R3	; LOAD NEW DESTINATION	2
MOV	DPH, R4	;	2
MOVX	@DPTR, A	; WRITE DATA TO DESTINATION	2
INC	DPTR	; NEXT DESTINATION ADDRESS	3
MOV	R3, DPL	; SAVE NEW DESTINATION POINTER	2
MOV	R4, DPH	;	2
MOV	DPL, R1	; GET NEW SOURCE POINTER	2
MOV	DPH, R2	;	2
INC	DPTR	; NEXT SOURCE ADDRESS	3
DJNZ	R5, MOVE	; FINISHED WITH TABLE?	3

## 64-BYTE BLOCK MOVE WITH DUAL DATA POINTER

; SH and SL are high and low byte source address.  
 ; DH and DL are high and low byte of destination address.  
 ; DPS is the data pointer select. Reset condition is DPS=0, DPTR0 is selected.  
 # CYCLES

```
EQU      DPS, #86h          ; TELL ASSEMBLER ABOUT DPS

MOV      R5, #64            ; NUMBER OF BYTES TO MOVE          2
MOV      DPTR, #DHDH        ; LOAD DESTINATION ADDRESS      3
INC      DPS                ; CHANGE ACTIVE DPTR              2
MOV      DPTR, #SHSL        ; LOAD SOURCE ADDRESS            2
```

MOVE:

; THIS LOOP IS PERFORMED THE NUMBER OF TIMES LOADED INTO R5, IN THIS EXAMPLE 64

```
MOVX     A, @DPTR           ; READ SOURCE DATA BYTE          2
INC      DPS                ; CHANGE DPTR TO DESTINATION      2
MOVX     @DPTR, A           ; WRITE DATA TO DESTINATION      2
INC      DPTR               ; NEXT DESTINATION ADDRESS        3
INC      DPS                ; CHANGE DATA POINTER TO SOURCE  2
INC      DPTR               ; NEXT SOURCE ADDRESS            3
DJNZ     R5, MOVE           ; FINISHED WITH TABLE?          3
```

## PERIPHERAL OVERVIEW

Peripherals in the DS80C320/DS80C323 are accessed using Special Function Registers (SFRs). The device provides several of the most commonly needed peripheral functions in microcomputer-based systems. These functions are new to the 80C32 family and include a second serial port, Power-fail Reset, Power-fail Interrupt, and a programmable Watchdog Timer. These are described below, and more details are available in the High-Speed Microcontroller User's Guide.

## SERIAL PORTS

The DS80C320/DS80C323 provides a serial port (UART) that is identical to the 80C32. Many applications require serial communication with multiple devices. Therefore a second hardware serial port is provided that is a full duplicate of the standard one. It optionally uses pins P1.2 (RXD1) and P1.3 (TXD1). This port has duplicate control functions included in new SFR locations. The second serial port operates in a comparable manner with the first. Both can operate simultaneously but can be at different baud rates.

The second serial port has similar control registers (SCON1 at C0h, SBUF1 at C1h) to the original. One difference is that for timer-based baud rates, the original serial port can use Timer 1 or Timer 2 to generate baud rates. This is selected via SFR bits. The new serial port can only use Timer 1.

## TIMER RATE CONTROL

One important difference exists between the DS80C320/DS80C323 and 80C32 regarding timers. The original 80C32 used a 12 clock per cycle scheme for timers and consequently for some serial baud rates (depending on the mode). The DS80C320/DS80C323 architecture normally runs using 4 clocks per cycle. However, in the area of timers, it will default to a 12-clock per cycle scheme on a reset. This allows existing code with real-time dependencies such as baud rates to operate properly. If an application needs higher speed timers or serial baud rates, the timers can be set to run at the 4-clock rate.

The Clock Control register (CKCON - 8Eh) determines these timer speeds. When the relevant CKCON bit is a logic 1, the device uses 4 clocks per cycle to generate timer speeds. When the control bit is set to a 0, the device uses 12 clocks for timer speeds. The reset condition is a 0. CKCON.5 selects the speed of Timer 2. CKCON.4 selects Timer 1 and CKCON.3 selects Timer 0. Note that unless a user desires very fast timing, it is unnecessary to alter these bits. Note that the timer controls are independent.

## POWER-FAIL RESET

The DS80C320/DS80C323 incorporates a precision band-gap voltage reference to determine when  $V_{CC}$  is out of tolerance. While powering up, internal circuits will hold the device in a reset state until  $V_{CC}$  rises above the  $V_{RST}$  reset threshold. Once  $V_{CC}$  is above this level, the oscillator will begin running. An internal reset circuit will then count 65536 clocks to allow time for power and the oscillator to stabilize. The microcontroller will then exit the reset condition. No external components are needed to generate a power on reset. During power-down or during a severe power glitch, as  $V_{CC}$  falls below  $V_{RST}$ , the microcontroller will also generate its own reset. It will hold the reset condition as long as power remains below the threshold. This reset will occur automatically, needing no action from the user or from the software. Refer to the Electrical Specifications for the exact value of  $V_{RST}$ .

## POWER-FAIL INTERRUPT

The same reference that generates a precision reset threshold can also generate an optional early warning Power-fail Interrupt (PFI). When enabled by the application software, this interrupt always has the highest priority. On detecting that the  $V_{CC}$  has dropped below  $V_{PFW}$  and that the PFI is enabled, the processor will vector to ROM address 0033h. The PFI enable is located in the Watchdog Control SFR (WDCON - D8h). Setting WDCON.5 to a logic 1 will enable the PFI. The application software can also read a flag at WDCON.4. This bit is set when a PFI condition has occurred. The flag is independent of the interrupt enable and software must manually clear it.

## WATCHDOG TIMER

For applications that can not afford to run out of control, the DS80C320/DS80C323 incorporates a programmable watchdog timer circuit. It resets the microcontroller if software fails to reset the watchdog before the selected time interval has elapsed. The user selects one of four timeout values. After enabling the watchdog, software must reset the timer prior to expiration of the interval, or the CPU will be reset. Both the Watchdog Enable and the Watchdog Reset bits are protected by a “Timed Access” circuit. This prevents accidentally clearing the watchdog. Timeout values are precise since they are related to the crystal frequency as shown below in Table 4. For reference, the time periods at 25 MHz are also shown.

The watchdog timer also provides a useful option for systems that may not require a reset. If enabled, then 512 clocks before giving a reset, the watchdog will give an interrupt. The interrupt can also serve as a convenient time-base generator, or be used to wake-up the processor from Idle mode. The watchdog function is controlled in the Clock Control (CKCON - 8Eh), Watchdog Control (WDCON - D8h), and Extended Interrupt Enable (EIE - E8h) SFRs. CKCON.7 and CKCON.6 are called WD1 and WD0 respectively and are used to select the watchdog timeout period as shown in Table 4.

## WATCHDOG TIMEOUT VALUES Table 4

WD1	WD0	INTERRUPT TIMEOUT	TIME (@25 MHz)	RESET TIMEOUT	TIME (@25 MHz)
0	0	$2^{17}$ clocks	5.243 ms	$2^{17} + 512$ clocks	5.263 ms
0	1	$2^{20}$ clocks	41.94 ms	$2^{20} + 512$ clocks	41.96 ms
1	0	$2^{23}$ clocks	335.54 ms	$2^{23} + 512$ clocks	335.56 ms
1	1	$2^{26}$ clocks	2684.35 ms	$2^{26} + 512$ clocks	2684.38 ms

As shown above, the watchdog timer uses the crystal frequency as a time base. A user selects one of four counter values to determine the timeout. These clock counter lengths are  $2^{17} = 131,072$  clocks;  $2^{20} = 1,048,576$ ;  $2^{23} = 8,388,608$  clocks; or  $2^{26} = 67,108,864$  clocks. The times shown in Table 4 are with a 25

MHz crystal frequency. Note that once the counter chain has reached a conclusion, the optional interrupt is generated. Regardless of whether the user enables this interrupt, there are then 512 clocks left until a reset occurs. There are 5 control bits in special function registers that affect the Watchdog Timer and two status flags that report to the user. The Reset Watchdog Timer bit (WDCON.0) should be asserted prior to modifying the Watchdog Timer Mode Select bits (WD1, WD0) to avoid corruption of the watchdog count.

WDIF (WDCON.3) is the interrupt flag that is set when there are 512 clocks remaining until a reset occurs. WTRF (WDCON.2) is the flag that is set when a Watchdog reset has occurred. This allows the application software to determine the source of a reset.

Setting the EWT (WDCON.1) bit enables the Watchdog Timer. The bit is protected by Timed Access discussed below. Setting the RWT (WDCON.0) bit restarts the Watchdog Timer for another full interval. Application software must set this bit prior to the timeout. As mentioned previously, WD1 and 0 (CKCON .7 and 6) select the timeout. Finally, the Watchdog Interrupt is enabled using EWDI (EIE.4).

## INTERRUPTS

The DS80C320/DS80C323 provides 13 sources of interrupt with three priority levels. The Power-fail Interrupt (PFI), if enabled, always has the highest priority. There are two remaining user selectable priorities: high and low. If two interrupts that have the same priority occur simultaneously, the natural precedence given below determines which is acted upon. Except for the PFI, all interrupts that are new to the 8051 family have a lower natural priority than the originals.

### INTERRUPT PRIORITY Table 5

NAME	DESCRIPTION	VECTOR	NATURAL PRIORITY	OLD/NEW
PFI	Power-fail Interruption	33h	1	NEW
$\overline{\text{INT0}}$	External Interrupt 0	03h	2	OLD
TF0	Timer 0	0Bh	3	OLD
$\overline{\text{INT1}}$	External Interrupt 1	13h	4	OLD
TF1	Timer 1	1Bh	5	OLD
SCON0	TI0 or RI0 from serial port 0	23h	6	OLD
TF2	Timer 2	2Bh	7	OLD
SCON1	TI1 or RI1 from serial port 1	3Bh	8	NEW
INT2	External Interrupt 2	43h	9	NEW
$\overline{\text{INT3}}$	External Interrupt 3	4Bh	10	NEW
INT4	External Interrupt 4	53h	11	NEW
$\overline{\text{INT5}}$	External Interrupt 5	5Bh	12	NEW
WDTI	Watchdog Timeout Interrupt	63h	13	NEW



## POWER MANAGEMENT

The DS80C320/DS80C323 provides the standard Idle and power-down (Stop) that are available on the standard 80C32. However the device has enhancements that make these modes more useful, and allow more power saving.

The Idle mode is invoked by setting the LSB of the Power Control register (PCON - 87h). Idle will leave internal clocks, serial port and timer running. No memory access will be performed so power is dramatically reduced. Since clocks are running, the Idle power consumption is related to crystal frequency. It should be approximately  $\frac{1}{2}$  of the operational power. The CPU can exit the Idle state with any interrupt or a reset.

The power-down or Stop mode is invoked by setting the PCON.1 bit. Stop mode is a lower power state than Idle since it turns off all internal clocking. The  $I_{CC}$  of a standard Stop mode is approximately 1  $\mu$ A but is specified in the Electrical Specifications. The CPU will exit Stop mode from an external interrupt or a reset condition.

Note that internally generated interrupts (timer, serial port, watchdog) are not useful in Idle or Stop since they require clocking activity.

## IDLE MODE ENHANCEMENTS

A simple enhancement to Idle mode makes it substantially more useful. The innovation involves not the Idle mode itself, but the watchdog timer. As mentioned above, the Watchdog Timer provides an optional interrupt capability. This interrupt can provide a periodic interval timer to bring the DS80C320/DS80C323 out of Idle mode. This can be useful even if the Watchdog is not normally used. By enabling the Watchdog Timer and its interrupt prior to invoking Idle, a user can periodically come out of Idle perform an operation, then return to Idle until the next operation. This will lower the overall power consumption. When using the Watchdog Interrupt to cancel the Idle state, make sure to restart the Watchdog Timer or it will cause a reset.

## STOP MODE ENHANCEMENTS

The DS80C320/DS80C323 provides two enhancements to the Stop mode. As documented above, the device provides a band-gap reference to determine Power-fail Interrupt and Reset thresholds. The default state is that the band-gap reference is off when Stop mode is invoked. This allows the extremely low power state mentioned above. A user can optionally choose to have the band-gap enabled during Stop mode. This means that PFI and power-fail reset will be activated and are valid means for leaving Stop mode.

In Stop mode with the band-gap on,  $I_{CC}$  will be approximately 50  $\mu$ A compared with 1  $\mu$ A with the band-gap off. If a user does not require a Power-fail Reset or Interrupt while in Stop mode, the band-gap can remain turned off. Note that only the most power sensitive applications should turn off the band-gap, as this results in an uncontrolled power down condition.

The control of the band-gap reference is located in the Extended Interrupt Flag register (EXIF - 91h). Setting BGS (EXIF.0) to a 1 will leave the band-gap reference enabled during Stop mode. The default or reset condition is with the bit at a logic 0. This results in the band-gap being turned off during Stop mode. Note that this bit has no control of the reference during full power or Idle modes.



The second feature allows an additional power saving option. This is the ability to start instantly when exiting Stop mode. It is accomplished using an internal ring oscillator that can be used when exiting Stop mode in response to an interrupt. The benefit of the ring oscillator is as follows.

Using Stop mode turns off the crystal oscillator and all internal clocks to save power. This requires that the oscillator be restarted when exiting Stop mode. Actual start-up time is crystal dependent, but is normally at least 4 ms. A common recommendation is 10 ms. In an application that will wake-up, perform a short operation, then return to sleep, the crystal start-up can be longer than the real transaction. However, the ring oscillator will start instantly. The user can perform a simple operation and return to sleep before the crystal has even stabilized. If the ring is used to start and the processor remains running, hardware will automatically switch to the crystal once a power-on reset interval (65536 clocks) has expired. This value is used to guarantee stability even though power is not being cycled.

If the user returns to Stop mode prior to switching of crystal, then all clocks will be turned off again. The ring oscillator runs at approximately 3 MHz (1.5 MHz at 3V) but will not be a precision value. No real-time precision operations (including serial communication) should be conducted during this ring period. Figure 7 shows how the operation would compare when using the ring, and when starting up normally. The default state is to come out of Stop mode without using the ring oscillator.

This function is controlled using the RGSL - Ring Select bit at EXIF.1 (EXIF - 91h). When EXIF.1 is set, the ring oscillator will be used to come out of Stop mode quickly. As mentioned above, the processor will automatically switch from the ring (if enabled) to the crystal after a delay of 65536 crystal clocks. For a 3.57 MHz crystal, this is approximately 18 ms. The processor sets a flag called RGMD - Ring Mode to tell software that the ring is being used. This bit at EXIF.2 will be a logic 1 when the ring is in use. No serial communication or precision timing should be attempted while this bit is set, since the operating frequency is not precise.

## RING OSCILLATOR START-UP Figure 4




Diagram assumes that the operation following Stop requires less than 18 ms complete.

## TIMED ACCESS PROTECTION

Selected SFR bits are critical to operation, making it desirable to protect against an accidental write operation. The Timed Access procedure prevents an errant CPU from accidentally altering a bit that would cause difficulty. The Timed Access procedure requires that the write of a protected bit be preceded by the following instructions:

```
MOV    0C7h, #0AAh
MOV    0C7h, #55h
```

By writing an AAh followed by a 55h to the Timed Access register (location C7h), the hardware opens a three-cycle window that allows software to modify one of the protected bits. If the instruction that seeks to modify the protected bit is not immediately proceeded by these instructions, the write will not take effect. The protected bits are:

EXIF.0	BGS Band-gap Select
WDCON.6	POR Power-on Reset flag
WDCON.1	EWT Enable Watchdog
WDCON.0	RWT Reset Watchdog
WDCON.3	WDIF Watchdog Interrupt Flag

## SPECIAL FUNCTION REGISTERS

Most special features of the DS80C320/DS80C323 or 80C32 are controlled by bits in special function registers (SFRs). This allows the device to add many features but use the same instruction set. When writing software to use a new feature, the SFR must be defined to an assembler or compiler using an equate statement. This is the only change needed to access the new function. The DS80C320/DS80C323 duplicates the SFRs that are contained in the standard 80C32. Table 6 shows the register addresses and bit locations. Many are standard 80C32 registers. The High-Speed Microcontroller User's Guide describes all SFRs.

**SPECIAL FUNCTION REGISTER LOCATIONS Table 6**

REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	ADDRESS
SP									81h
DPL									82h
DPH									83h
<b>DPL1</b>									84h
<b>DPH1</b>									85h
<b>DPS</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>SEL</b>	86h
PCON	SMOD_0	<b>SMOD0</b>	-	-	GF1	GF0	STOP	IDLE	87h
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	88h
TMOD	GATE	C/ $\overline{T}$	M1	M0	GATE	C/ $\overline{T}$	M1	M0	89h
TL0									8Ah
TL1									8Bh
TH0									8Ch
TH1									8Dh
<b>CKCON</b>	<b>WD1</b>	<b>WD0</b>	<b>T2M</b>	<b>T1M</b>	<b>T0M</b>	<b>MD2</b>	<b>MD1</b>	<b>MD0</b>	8Eh
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	90h
<b>EXIF</b>	<b>IE5</b>	<b>IE4</b>	<b>IE3</b>	<b>IE2</b>	-	<b>RGMD</b>	<b>RGSL</b>	<b>BGS</b>	91h
SCON0	SM0/FE_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	98h
SBUF0									99h
P2	P2.0	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	A0h
IE	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	A8h
SADDR0									A9h
SADDR1									AAh
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	B0h
IP	-	PS1	PT2	PS0	PT1	PX1	PT0	PX0	B8h
SADEN0									B9h
SADEN1									BAh
<b>SCON1</b>	<b>SM0/FE_0</b>	<b>SM1_0</b>	<b>SM2_0</b>	<b>REN_0</b>	<b>TB8_0</b>	<b>RB8_0</b>	<b>TI_0</b>	<b>RI_0</b>	C0h
<b>SBUF1</b>									C1h
STATUS	PIP	HIP	LIP	1	1	1	1	1	C5h
<b>TA</b>									C7h
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/ $\overline{T2}$	CP/ $\overline{RL2}$	C8h
T2MOD	-	-	-	-	-	-	T2OE	DCEN	C9h
RCAP2L									CAh
RCAP2H									CBh
TL2									CCh
TH2									CDh
PSW	CY	AC	F0	RS1	RS0	OV	FL	P	D0h
<b>WDCON</b>	<b>SMOD_1</b>	<b>POR</b>	<b>EPF1</b>	<b>PF1</b>	<b>WDIF</b>	<b>WTRF</b>	<b>EWT</b>	<b>RWT</b>	D8h
ACC									E0h
<b>EIE</b>	-	-	-	<b>EWDI</b>	<b>EX5</b>	<b>EX4</b>	<b>EX3</b>	<b>EX2</b>	E8h
B									F0h
<b>EIP</b>	-	-	-	<b>PWDI</b>	<b>PX5</b>	<b>PX4</b>	<b>PX3</b>	<b>PX2</b>	F8h

## ELECTRICAL SPECIFICATIONS

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Any Pin Relative to Ground	-0.3V to (VCC + 0.5V)
Voltage on VCC Relative to Ground	-0.3V to +6.0V
Operating Temperature	-40°C to +85°C
Storage Temperature	-55°C to +125°C
Soldering Temperature	160°C for 10 seconds

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


### DS80C320 DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	1
Power-fail Warning	V <sub>PFW</sub>	4.25	4.38	4.55	V	1
Minimum Operating Voltage	V <sub>RST</sub>	4.0	4.1	4.25	V	1, 12
Supply Current Active Mode @ 25 MHz	I <sub>CC</sub>		30	45	mA	2
Supply Current Idle Mode @ 25 MHz	I <sub>IDLE</sub>		15	25	mA	3
Supply Current Active Mode @ 33 MHz	I <sub>CC</sub>		35		mA	2
Supply Current Idle Mode @ 33 MHz	I <sub>IDLE</sub>		20		mA	3
Supply Current Stop Mode, Band-gap Reference Disabled	I <sub>STOP</sub>		.01	1	μA	4
Supply Current Stop Mode, Band-gap Reference Enabled	I <sub>SPBG</sub>		50	80	μA	4, 10
Input Low Level	V <sub>IL</sub>	-0.3		+0.8	V	1
Input High Level (Except XTAL1 and RST)	V <sub>IH1</sub>	2.0		V <sub>CC</sub> +0.3	V	1
Input High Level XTAL1 and RST	V <sub>IH2</sub>	3.5		V <sub>CC</sub> +0.3	V	1
Output Low Voltage Ports 1, 3, @ I <sub>OL</sub> = 1.6 mA	V <sub>OL1</sub>			0.45	V	1
Output Low Voltage Ports 0, 2, ALE, $\overline{\text{PSEN}}$ @ I <sub>OL</sub> = 3.2 mA	V <sub>OL2</sub>			0.45	V	1, 5
Output High Voltage Ports 1, 3, ALE, $\overline{\text{PSEN}}$ @ I <sub>OH</sub> = -50 μA	V <sub>OH1</sub>	2.4			V	1, 6
Output High Voltage Ports 1, 3, @ I <sub>OH</sub> = -1.5 mA	V <sub>OH2</sub>	2.4			V	1, 7
Output High Voltage Ports 0, 2, ALE, $\overline{\text{PSEN}}$ @ I <sub>OH</sub> = -8 mA	V <sub>OH3</sub>	2.4			V	1, 5
Input Low Current Ports 1, 3 @ 0.45V	I <sub>IL</sub>			-55	μA	11
Transition Current from 1 to 0 Ports 1, 3 @ 2V	I <sub>TL</sub>			-650	μA	8
Input Leakage Port 0, Bus Mode	I <sub>L</sub>	-300		+300	μA	9
RST Pulldown Resistance	R <sub>RST</sub>	50		170	kΩ	

**NOTES FOR DS80C320 DC ELECTRICAL CHARACTERISTICS:**

All parameters apply to both commercial and industrial temperature operation unless otherwise noted.

1. All voltages are referenced to ground.
2. Active current is measured with a 25 MHz clock source driving XTAL1,  $V_{CC}=RST=5.5V$ , all other pins disconnected.
3. Idle mode current is measured with a 25 MHz clock source driving XTAL1,  $V_{CC}=5.5V$ , RST at ground, all other pins disconnected.
4. Stop mode current measured with XTAL1 and RST grounded,  $V_{CC}=5.5V$ , all other pins disconnected. when addressing external memory.
5. When addressing external memory.
6.  $RST=V_{CC}$ . This condition mimics operation of pins in I/O mode.
7. During a 0 to 1 transition, a one-shot drives the ports hard for two clock cycles. This measurement reflects port in transition mode.
8. Ports 1, 2, and 3 source transition current when being pulled down externally. It reaches its maximum at approximately 2V.
9.  $0.45 < V_{IN} < V_{CC}$ . Not a high impedance input. This port is a weak address holding latch because Port 0 is dedicated as an address bus on the DS80C320. Peak current occurs near the input transition point of the latch, approximately 2V.
10. Over the industrial temperature range, this specification has a maximum value of 200  $\mu A$ .
11. This is the current required from an external circuit to hold a logic low level on an I/O pin while the corresponding port latch bit is set to 1. This is only the current required to *hold* the low level; transitions from 1 to 0 on an I/O pin will also have to overcome the transition current.
12. Device operating range is 4.5V to 5.5V; however, device is tested to 4.0V to ensure proper operation at minimum  $V_{RST}$ .

**TYPICAL  $I_{CC}$  VERSUS FREQUENCY** Figure 5**DS80C320 AC CHARACTERISTICS UP TO 25 MHz**

PARAMETER	SYMBOL	25 MHz MIN	25 MHz MAX	VARIABLE CLOCK MIN	VARIABLE CLOCK MAX	UNITS
Oscillator Freq. (Ext. Osc.) (Ext. Crystal)	$1/t_{CLCL}$	0 1	25 25	0 1	25 25	MHz
ALE Pulse Width	$t_{LHLL}$	50		$1.5t_{CLCL}-10$		ns
Port 0 Address Valid to ALE Low	$t_{AVLL}$	9		$0.5t_{CLCL}-11$		ns
Address Hold After ALE Low	$t_{LLAX1}$	5	note 5	$0.25t_{CLCL}-5$	note 5	ns
Address Hold After ALE Low for MOVX $\overline{WR}$	$t_{LLAX2}$	13		$0.5t_{CLCL}-7$		ns
ALE Low to Valid Instruction In	$t_{LLIV}$		73		$2.5t_{CLCL}-27$	ns
ALE Low to $\overline{PSEN}$ Low	$t_{LLPL}$	3		$0.25t_{CLCL}-7$		ns
$\overline{PSEN}$ Pulse Width	$t_{PLPH}$	83		$2.25t_{CLCL}-7$		ns
$\overline{PSEN}$ Low to Valid Instruction In	$t_{PLIV}$		69		$2.25t_{CLCL}-21$	ns
Input Instruction Hold After $\overline{PSEN}$	$t_{PXIX}$	0		0		ns
Input Instruction Float After $\overline{PSEN}$	$t_{PXIZ}$		35		$t_{CLCL}-5$	ns
Port 0 Address to Valid Instruction In	$t_{AVIV1}$		93		$3t_{CLCL}-27$	ns
Port 2 Address to Valid Instruction In	$t_{AVIV2}$		107		$3.5t_{CLCL}-33$	ns
$\overline{PSEN}$ Low to Address Float	$t_{PLAZ}$		note 5		note 5	ns

**NOTES FOR AC ELECTRICAL CHARACTERISTICS:**

All parameters apply to both commercial and industrial temperature range operation unless otherwise noted. AC timing characteristics valid for oscillator frequency > 16 MHz.

1. All signals rated over operating temperature at 25 MHz.
2. All signals characterized with load capacitance of 80 pF except Port 0, ALE,  $\overline{\text{PSEN}}$ ,  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  at 100 pF. Note that loading should be approximately equal for valid timing.
3. Interfacing to memory devices with float times (turn off times) over 35 ns may cause contention. This will not damage the parts, but will cause an increase in operating current.
4. Specifications assume a 50% duty cycle for the oscillator. Port 2 timing will change with the duty cycle variations.
5. Address is held in a weak latch until over-driven by external memory.

**DS80C320 MOVX CHARACTERISTICS UP TO 25 MHz**

PARAMETER	SYMBOL	VARIABLE CLOCK MIN	VARIABLE CLOCK MAX	UNITS	STRETCH
$\overline{\text{RD}}$ Pulse Width	$t_{\text{RLRH}}$	$2t_{\text{CLCL}}-11$ $t_{\text{MCS}}-11$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{WR}}$ Pulse Width	$t_{\text{WLWH}}$	$2t_{\text{CLCL}}-11$ $t_{\text{MCS}}-11$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{RD}}$ Low to Valid Data In	$t_{\text{RLDV}}$		$2t_{\text{CLCL}}-25$ $t_{\text{MCS}}-25$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Hold After Read	$t_{\text{RHDX}}$	0		ns	
Data Float After Read	$t_{\text{RHDZ}}$		$t_{\text{CLCL}}-5$ $2t_{\text{CLCL}}-5$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
ALE Low to Valid Data In	$t_{\text{LLDV}}$		$2.5t_{\text{CLCL}}-26$ $1.5t_{\text{CLCL}}-28+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 0 Address to Valid Data In	$t_{\text{AVDV1}}$		$3t_{\text{CLCL}}-24$ $2t_{\text{CLCL}}-31+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 2 Address to Valid Data In	$t_{\text{AVDV2}}$		$3.5t_{\text{CLCL}}-32$ $2.5t_{\text{CLCL}}-34+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{LLWL}}$	$0.5t_{\text{CLCL}}-5$ $1.5t_{\text{CLCL}}-5$	$0.5t_{\text{CLCL}}+6$ $1.5t_{\text{CLCL}}+8$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 0 Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{AVWL1}}$	$t_{\text{CLCL}}-9$ $2t_{\text{CLCL}}-10$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 2 Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{AVWL2}}$	$1.5t_{\text{CLCL}}-9$ $2.5t_{\text{CLCL}}-13$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Valid to $\overline{\text{WR}}$ Transition	$t_{\text{QVWX}}$	-9 $t_{\text{CLCL}}-10$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Hold After Write	$t_{\text{WHQX}}$	$t_{\text{CLCL}}-7$ $2t_{\text{CLCL}}-5$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{RD}}$ Low to Address Float	$t_{\text{RLAZ}}$		note 5	ns	
$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	$t_{\text{WHLH}}$	0 $t_{\text{CLCL}}-5$	10 $t_{\text{CLCL}}+11$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$

**NOTE:**  $t_{\text{MCS}}$  is a time period related to the Stretch memory cycle selection. The following table shows the value of  $t_{\text{MCS}}$  for each Stretch selection.

M2	M1	M0	MOVX CYCLES	$t_{\text{MCS}}$
0	0	0	2 machine cycles	0
0	0	1	3 machine cycles (default)	$4 t_{\text{CLCL}}$
0	1	0	4 machine cycles	$8 t_{\text{CLCL}}$
0	1	1	5 machine cycles	$12 t_{\text{CLCL}}$
1	0	0	6 machine cycles	$16 t_{\text{CLCL}}$
1	0	1	7 machine cycles	$20 t_{\text{CLCL}}$
1	1	0	8 machine cycles	$24 t_{\text{CLCL}}$
1	1	1	9 machine cycles	$28 t_{\text{CLCL}}$



**DS80C320 AC CHARACTERISTICS UP TO 33 MHz**

PARAMETER	SYMBOL	33 MHz MIN	33 MHz MAX	VARIABLE CLOCK MIN	VARIABLE CLOCK MAX	UNITS
Oscillator Frequency (Ext. Osc.) (Ext. Crystal)	$1/t_{CLCL}$	0 1	33 33	0 1	33 33	MHz
ALE Pulse Width	$t_{LHLL}$	35		$1.5t_{CLCL}-10$		ns
Port 0 Address Valid to ALE Low	$t_{AVLL}$	4		$0.5t_{CLCL}-11$		ns
Address Hold After ALE Low	$t_{LLAX1}$	2	note 5	$0.25t_{CLCL}-5$	note 5	ns
Address Hold After ALE Low for MOVX $\overline{WR}$	$t_{LLAX2}$	8		$0.5t_{CLCL}-7$		ns
ALE Low to Valid Instruction In	$t_{LLIV}$		49		$2.5t_{CLCL}-27$	ns
ALE Low to $\overline{PSEN}$ Low	$t_{LLPL}$	0.5		$0.25t_{CLCL}-7$		ns
$\overline{PSEN}$ Pulse Width	$t_{PLPH}$	61		$2.25t_{CLCL}-7$		ns
$\overline{PSEN}$ Low to Valid Instruction In	$t_{PLIV}$		48		$2.25t_{CLCL}-21$	ns
Input Instruction Hold After $\overline{PSEN}$	$t_{PXIX}$	0		0		ns
Input Instruction Float After $\overline{PSEN}$	$t_{PXIZ}$		25		$t_{CLCL}-5$	ns
Port 0 Address to Valid Instruction In	$t_{AVIV1}$		64		$3t_{CLCL}-27$	ns
Port 2 Address to Valid Instruction In	$t_{AVIV2}$		73		$3.5t_{CLCL}-33$	ns
$\overline{PSEN}$ Low to Address Float	$t_{PLAZ}$		note 5		note 5	ns

**NOTES FOR DS80C323 AC ELECTRICAL CHARACTERISTICS:**

All parameters apply to both commercial and industrial temperature range operation unless otherwise noted. AC timing characteristics valid for oscillator frequency > 16 MHz.

1. All signals rated over operating temperature at 33 MHz.
2. All signals characterized with load capacitance of 80 pF except Port 0, ALE,  $\overline{PSEN}$ ,  $\overline{RD}$  and  $\overline{WR}$  at 100 pF. Note that loading should be approximately equal for valid timing.
3. Interfacing to memory devices with float times (turn off times) over 30 ns may cause contention. This will not damage the parts but will cause an increase in operating current.
4. Specifications assume a 50% duty cycle for the oscillator. Port 2 timing will change with the duty cycle variations.
5. Address is held in a weak latch until over driven by external memory.

**DS80C320 MOVX CHARACTERISTICS UP TO 33 MHz**

PARAMETER	SYMBOL	VARIABLE CLOCK MIN	VARIABLE CLOCK MAX	UNITS	STRETCH
$\overline{\text{RD}}$ Pulse Width	$t_{\text{RLRH}}$	$2t_{\text{CLCL}}-11$ $t_{\text{MCS}}-11$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{WR}}$ Pulse Width	$t_{\text{WLWH}}$	$2t_{\text{CLCL}}-11$ $t_{\text{MCS}}-11$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{RD}}$ Low to Valid Data In	$t_{\text{RLDV}}$		$2t_{\text{CLCL}}-25$ $t_{\text{MCS}}-25$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Hold After Read	$t_{\text{RHDX}}$	0		ns	
Data Float After Read	$t_{\text{RHDZ}}$		$t_{\text{CLCL}}-5$ $2t_{\text{CLCL}}-5$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
ALE Low to Valid Data In	$t_{\text{LLDV}}$		$2.5t_{\text{CLCL}}-26$ $1.5t_{\text{CLCL}}-28+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 0 Address to Valid Data In	$t_{\text{AVDV1}}$		$3t_{\text{CLCL}}-24$ $2t_{\text{CLCL}}-31+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 2 Address to Valid Data In	$t_{\text{AVDV2}}$		$3.5t_{\text{CLCL}}-32$ $2.5t_{\text{CLCL}}-34+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{LLWL}}$	$0.5t_{\text{CLCL}}-5$ $1.5t_{\text{CLCL}}-5$	$0.5t_{\text{CLCL}}+6$ $1.5t_{\text{CLCL}}+8$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 0 Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{AVWL1}}$	$t_{\text{CLCL}}-9$ $2t_{\text{CLCL}}-10$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 2 Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{AVWL2}}$	$1.5t_{\text{CLCL}}-9$ $2.5t_{\text{CLCL}}-13$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Valid to $\overline{\text{WR}}$ Transition	$t_{\text{QVWX}}$	-9 $t_{\text{CLCL}}-10$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Hold After Write	$t_{\text{WHQX}}$	$t_{\text{CLCL}}-7$ $2t_{\text{CLCL}}-5$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{RD}}$ Low to Address Float	$t_{\text{RLAZ}}$		note 5	ns	
$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	$t_{\text{WHLH}}$	0 $t_{\text{CLCL}}-5$	10 $t_{\text{CLCL}}+11$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$

**NOTE:**  $t_{\text{MCS}}$  is a time period related to the Stretch memory cycle selection. The following table shows the value of  $t_{\text{MCS}}$  for each Stretch selection.

M2	M1	M0	MOVX CYCLES	$t_{\text{MCS}}$
0	0	0	2 machine cycles	0
0	0	1	3 machine cycles (default)	$4 t_{\text{CLCL}}$
0	1	0	4 machine cycles	$8 t_{\text{CLCL}}$
0	1	1	5 machine cycles	$12 t_{\text{CLCL}}$
1	0	0	6 machine cycles	$16 t_{\text{CLCL}}$
1	0	1	7 machine cycles	$20 t_{\text{CLCL}}$
1	1	0	8 machine cycles	$24 t_{\text{CLCL}}$
1	1	1	9 machine cycles	$28 t_{\text{CLCL}}$

**DS80C323 DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Voltage	$V_{CC}$	2.7	3.0	5.5	V	1
Power-fail Warning	$V_{PFW}$	2.6	2.7	2.8	V	1
Minimum Operating Voltage	$V_{RST}$	2.5	2.6	2.7	V	1, 12
Supply Current Active Mode @ 18 MHz	$I_{CC}$		10		mA	2
Supply Current Idle Mode @ 18 MHz	$I_{IDLE}$		6		mA	3
Supply Current Stop Mode, Band-gap Reference Disabled	$I_{STOP}$		0.1		$\mu A$	2
Supply Current Stop Mode, Band-gap Reference Enabled	$I_{SPBG}$		40		$\mu A$	4, 10
Input Low Level	$V_{IL}$	-0.3		$0.2 V_{CC}$	V	1
Input High Level (Except XTAL1 and RST)	$V_{IH1}$	$0.7 V_{CC}$		$V_{CC}+0.3$	V	1
Input High Level XTAL1 and RST	$V_{IH2}$	$0.7 V_{CC} + 0.25V$		$V_{CC}+0.3$	V	1
Output Low Voltage Ports 1, 3, @ $I_{OL} = 1.6$ mA	$V_{OL1}$			0.4	V	1
Output Low Voltage Ports 0, 2, $\overline{PSEN}$ /ALE @ $I_{OL} = 3.2$ mA	$V_{OL2}$			0.4	V	1, 5
Output High Voltage Ports 1, 3, $\overline{PSEN}$ /ALE @ $I_{OH} = -15$ $\mu A$	$V_{OH1}$	$V_{DD} - 0.4V$			V	1, 6
Output High Voltage Ports 1, 3, @ $I_{OH} = -1.5$ mA	$V_{OH2}$	$V_{DD} - 0.4V$			V	1, 7
Output High Voltage Ports 0, 2, $\overline{PSEN}$ /ALE @ $I_{OH} = -2$ mA	$V_{OH3}$	$V_{DD} - 0.4V$			V	1, 5
Input Low Current Ports 1, 3, @ 0.45V	$I_{IL}$			-30	$\mu A$	11
Transition Current from 1 $\geq$ 0, Ports 1, 3 @ 2V	$I_{TL}$			-400	$\mu A$	8
Input Leakage Port 0, Bus Mode	$I_L$	-300		+300	$\mu A$	9
RST Pulldown Resistance	$R_{RST}$	50		170	k $\Omega$	

**NOTES FOR DS80C323 DC ELECTRICAL CHARACTERISTICS:**

All parameters apply to both commercial and industrial temperature operation unless otherwise noted. Device operating range is 2.7V - 5.5V. DC Electrical specifications are for operation 2.7V - 3.3V.

1. All voltages are referenced to ground.
2. Active mode current is measured with an 18 MHz clock source driving XTAL1,  $V_{CC}=RST=3.3V$ , all other pins disconnected.
3. Idle mode current is measured with an 18 MHz clock source driving XTAL1,  $V_{CC}=3.3V$ , all other pins disconnected.
4. Stop mode current measured with XTAL1 and RST grounded,  $V_{CC}=3.3V$ , all other pins disconnected.

5. When addressing external memory.
6.  $RST = V_{CC}$ . This condition mimics operation of pins in I/O mode.
7. During a 0 to 1 transition, a one-shot drives the ports hard for two clock cycles. This measurement reflects port in transition mode.
8. Ports 1, 2, and 3 source transition current when being pulled down externally. It reaches its maximum at approximately 2V.
9.  $V_{IN}$  between ground and  $V_{CC} - 0.3V$ . Not a high impedance input. This port is a weak address latch because Port 0 is dedicated as an address bus on the DS80C323. Peak current occurs near the input transition point of the latch, approximately 2V.
10. Over the industrial temperature range, this specification has a maximum value of 200  $\mu A$ .
11. This is the current from an external circuit to hold a logic low level on an I/O pin while the corresponding port latch bit is set to 1. This is only the current required to *hold* the low level; transitions from 1 to 0 on an I/O pin will also have to overcome the transition current.
12. Device operating range is 2.7V to 5.5V, however device is tested to 2.5V to ensure proper operation at minimum  $V_{RST}$ .

**DS80C323 AC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	18 MHz MIN	18 MHz MAX	VARIABLE CLOCK MIN	VARIABLE CLOCK MAX	UNITS
Oscillator Frequency (Ext. Osc.) (Ext. Crystal)	$1/t_{CLCL}$	0 1	18 18	0 1	18 18	MHz
ALE Pulse Width	$t_{LHLL}$	73		$1.5t_{CLCL}-10$		ns
Port 0 Address Valid to ALE Low	$t_{AVLL}$	16		$0.5t_{CLCL}-11$		ns
Address Hold After ALE Low	$t_{LLAX1}$	8	note 5	$0.25t_{CLCL}-5$	note 5	ns
Address Hold After ALE Low for MOVX $\overline{WR}$	$t_{LLAX2}$	20		$0.5t_{CLCL}-7$		ns
ALE Low to Valid Instruction In	$t_{LLIV}$		112		$2.5t_{CLCL}-27$	ns
ALE Low to $\overline{PSEN}$ Low	$t_{LLPL}$	6		$0.25t_{CLCL}-7$		ns
$\overline{PSEN}$ Pulse Width	$t_{PLPH}$	118		$2.25t_{CLCL}-7$		ns
$\overline{PSEN}$ Low to Valid Instruction In	$t_{PLIV}$		104		$2.25t_{CLCL}-21$	ns
Input Instruction Hold After $\overline{PSEN}$	$t_{PXIX}$	0		0		ns
Input Instruction Float After $\overline{PSEN}$	$t_{PXIZ}$		51		$t_{CLCL}-5$	ns
Port 0 Address to Valid Instruction In	$t_{AVIV1}$		140		$3t_{CLCL}-27$	ns
Port 2 Address to Valid Instruction In	$t_{AVIV2}$		162		$3.5t_{CLCL}-33$	ns
$\overline{PSEN}$ Low to Address Float	$t_{PLAZ}$		note 5		note 5	ns

**NOTES FOR DS80C323 AC ELECTRICAL CHARACTERISTICS:**

All parameters apply to both commercial and industrial temperature range operation unless otherwise noted. AC timing characteristics valid for oscillator frequency > 16 MHz.

1. All signals rated over operating temperature at 18 MHz.
2. All signals characterized with load capacitance of 80 pF except Port 0, ALE,  $\overline{PSEN}$ ,  $\overline{RD}$  and  $\overline{WR}$  at 100 pF. Note that loading should be approximately equal for valid timing.
3. Interfacing to memory devices with float times (turn off times) over 35 ns may cause contention. This will not damage the parts, but will cause an increase in operating current.
4. Specifications assume a 50% duty cycle for the oscillator. Port 2 timing will change with the duty cycle variations.
5. Address is held in a weak latch until over-driven by external memory.

**DS80C323 MOVX CHARACTERISTICS**

PARAMETER	SYMBOL	VARIABLE CLOCK MIN	VARIABLE CLOCK MAX	UNITS	STRETCH
$\overline{\text{RD}}$ Pulse Width	$t_{\text{RLRH}}$	$2t_{\text{CLCL}}-11$ $t_{\text{MCS}}-11$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{WR}}$ Pulse Width	$t_{\text{WLWH}}$	$2t_{\text{CLCL}}-11$ $t_{\text{MCS}}-11$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{RD}}$ Low to Valid Data In	$t_{\text{RLDV}}$		$2t_{\text{CLCL}}-25$ $t_{\text{MCS}}-25$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Hold After Read	$t_{\text{RHDX}}$	0		ns	
Data Float After Read	$t_{\text{RHDZ}}$		$t_{\text{CLCL}}-5$ $2t_{\text{CLCL}}-5$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
ALE Low to Valid Data In	$t_{\text{LLDV}}$		$2.5t_{\text{CLCL}}-26$ $1.5t_{\text{CLCL}}-28+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 0 Address to Valid Data In	$t_{\text{AVDV1}}$		$3t_{\text{CLCL}}-24$ $2t_{\text{CLCL}}-31+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 2 Address to Valid Data In	$t_{\text{AVDV2}}$		$3.5t_{\text{CLCL}}-32$ $2.5t_{\text{CLCL}}-34+t_{\text{MCS}}$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{LLWL}}$	$0.5t_{\text{CLCL}}-5$ $1.5t_{\text{CLCL}}-5$	$0.5t_{\text{CLCL}}+6$ $1.5t_{\text{CLCL}}+8$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 0 Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{AVWL1}}$	$t_{\text{CLCL}}-9$ $2t_{\text{CLCL}}-10$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Port 2 Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$t_{\text{AVWL2}}$	$1.5t_{\text{CLCL}}-9$ $2.5t_{\text{CLCL}}-13$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Valid to $\overline{\text{WR}}$ Transition	$t_{\text{QVWX}}$	-9 $t_{\text{CLCL}}-10$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
Data Hold After Write	$t_{\text{WHQX}}$	$t_{\text{CLCL}}-7$ $2t_{\text{CLCL}}-5$		ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$
$\overline{\text{RD}}$ Low to Address Float	$t_{\text{RLAZ}}$		note 5	ns	
$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	$t_{\text{WHLH}}$	0 $t_{\text{CLCL}}-5$	10 $t_{\text{CLCL}}+11$	ns	$t_{\text{MCS}}=0$ $t_{\text{MCS}}>0$

**NOTE:**  $t_{\text{MCS}}$  is a time period related to the Stretch memory cycle selection. The following table shows the value of  $t_{\text{MCS}}$  for each Stretch selection.

M2	M1	M0	MOVX CYCLES	$t_{\text{MCS}}$
0	0	0	2 machine cycles	0
0	0	1	3 machine cycles (default)	$4 t_{\text{CLCL}}$
0	1	0	4 machine cycles	$8 t_{\text{CLCL}}$
0	1	1	5 machine cycles	$12 t_{\text{CLCL}}$
1	0	0	6 machine cycles	$16 t_{\text{CLCL}}$
1	0	1	7 machine cycles	$20 t_{\text{CLCL}}$
1	1	0	8 machine cycles	$24 t_{\text{CLCL}}$
1	1	1	9 machine cycles	$28 t_{\text{CLCL}}$

**DS80C320/DS80C323 EXTERNAL CLOCK CHARACTERISTICS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Clock High Time	$t_{CHCX}$	10			ns	
Clock Low Time	$t_{CLCX}$	10			ns	
Clock Rise Time	$t_{CLCH}$			5	ns	
Clock Fall Time	$t_{CHCL}$			5	ns	

**DS80C320/DS80C323 SERIAL PORT MODE 0 TIMING CHARACTERISTICS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Serial Port Clock Cycle Time SM2=0 12 clocks per cycle SM2=1 4 clocks per cycle	$t_{XLXL}$		$12t_{CLCL}$ $4t_{CLCL}$		ns	
Output Data Setup to Clock Rising Edge SM2=0 12 clocks per cycle SM2=1 4 clocks per cycle	$t_{QVXH}$		$10t_{CLCL}$ $3t_{CLCL}$		ns	
Output Data Hold from Clock Rising SM2=0 12 clocks per cycle SM2=1 4 clocks per cycle	$t_{XHGX}$		$2t_{CLCL}$ $t_{CLCL}$		ns	
Input Data Hold after Clock Rising SM2=0 12 clocks per cycle SM2=1 4 clocks per cycle	$t_{XHDX}$		$t_{CLCL}$ $t_{CLCL}$		ns	
Clock Rising Edge to Input Data Valid SM2=0 12 clocks per cycle SM2=1 4 clocks per cycle	$t_{XHDV}$		$11t_{CLCL}$ $2t_{CLCL}$		ns	

**EXPLANATION OF AC SYMBOLS**

In an effort to remain compatible with the original 8051 family, this device specifies the same parameter as such devices, using the same symbols. For completeness, the following is an explanation of the symbols.


t	Time
A	Address
C	Clock
D	Input data
H	Logic level high
L	Logic level low
I	Instruction
P	$\overline{PSEN}$
Q	Output data
R	$\overline{RD}$ signal
V	Valid
W	$\overline{WR}$ signal
X	No longer a valid logic level
Z	Tristate

**DS80C320/DS80C323 POWER CYCLE TIMING CHARACTERISTICS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Crystal Start-up Time	$t_{CSU}$		1.8		ms	1
Power-on Reset Delay	$t_{POR}$			65536	$t_{CLCL}$	2


**NOTES FOR POWER CYCLE TIMING CHARACTERISTICS:**

1. Start-up time for crystals varies with load capacitance and manufacturer. Time shown is for an 11.0592 MHz crystal manufactured by Fox crystal.
2. Reset delay is a synchronous counter of crystal oscillations after crystal start-up. Counting begins when the level on the XTAL1 input meets the  $V_{IH2}$  criteria. At 25 MHz, this time is 2.62 ms.


**PROGRAM MEMORY READ CYCLE**




## DATA MEMORY READ CYCLE




## DATA MEMORY WRITE CYCLE




## DATA MEMORY WRITE WITH STRETCH=1



## DATA MEMORY WRITE WITH STRETCH=2




## EXTERNAL CLOCK DRIVE



## SERIAL PORT MODE 0 TIMING


### SERIAL PORT 0 (SYNCHRONOUS MODE)

HIGH SPEED OPERATION SM2=1=> TXD CLOCK=XTAL/4




### SERIAL PORT 0 (SYNCHRONOUS MODE)


SM2=0=> TXD CLOCK=XTAL/12



## POWER CYCLE TIMING



40-PIN PDIP (600-MIL)




ALL DIMENSIONS ARE IN INCHES.



PKG	40-PIN	
DIM	MIN	MAX
A	-	0.200
A1	0.015	-
A2	0.140	0.160
b	0.014	0.022
c	0.008	0.012
D	1.980	2.085
E	0.600	0.625
E1	0.530	0.555
e	0.090	0.110
L	0.115	0.145
eB	0.600	0.700

56-G5000-000

## 44-PIN TQFP



SEE DETAIL "A"




## NOTES:

1. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
2. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
3. ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE B DIMENSION; AT MAXIMUM MATERIAL CONDITION. PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OR FOOT OF LEAD.
4. CONTROLLING DIMENSIONS: MILLIMETERS.

PKG	44-PIN	
DIM	MIN	MAX
A	-	1.20
A1	0.05	0.15
A2	0.95	1.05
D	11.80	12.20
D1	10.00 BSC	
E	11.80	12.20
E1	10.00 BSC	
L	0.45	0.75
e	0.80 BSC	
B	0.30	0.45
C	0.09	0.20


56-G4012-001





# 44-PIN PLCC

## NOTES:

- PIN-1 IDENTIFIER TO BE LOCATED IN ZONE INDICATED.
- CONTROLLING DIMENSIONS ARE IN INCHES.



PKG	44-PIN	
DIM	MIN	MAX
A	0.165	0.180
A1	0.090	0.120
A2	0.020	-
B	0.026	0.033
B1	0.013	0.021
c	0.009	0.012
CH1	0.042	0.048
D	0.685	0.695
D1	0.650	0.656
D2	0.590	0.630
E	0.685	0.695
E1	0.650	0.656
E2	0.590	0.630
e1	0.050 BSC	
N	0.44	-



56-G4003-001



## DATA SHEET REVISION SUMMARY

The following represent the key differences between the 041896 and the 052799 version of the DS80C320 data sheet. Please review this summary carefully.

1. Corrected  $V_{CC}$  pin description to show DS80C323 operation at +3V.
2. Corrected Timed Access description to show three cycle window.
3. Modified absolute Maximum Ratings for any pin relative to around,  $V_{CC}$  relative to ground.
4. Changed minimum oscillator frequency to 1 MHz when using external crystal.
5. Clarified that  $t_{POR}$  begins when XTAL1 reaches  $V_{IH2}$ .

The following represent the key differences between the 103196 and the 041896 version of the DS80C320 data sheet. Please review this summary carefully.

1. Update DS80C320 25 MHz AC Characteristics.

The following represent the key differences between the 041895 and the 031096 version of the DS80C320 data sheet. Please review this summary carefully.

1. Remove Port 0, Port 2 from  $V_{OH1}$  specification (PCN B60802).
2.  $V_{OH1}$  test specification clarified ( $RST = V_{CC}$ ).
3. Add  $t_{AVWL2}$  marking to External Memory Read Cycle figure.
4. Correct TQFP drawing to read 44-pin TQFP.
5. Rotate page 1 TQFP illustration to match assembly specifications.

The following represent the key differences between the 031096 and the 052296 version of the DS80C320 data sheet. Please review this summary carefully.

1. Add Data Sheet Revision Summary.

The following represent the key differences between 05/23/96 and 05/22/96 version of the DS80C320 data sheet and between 05/23/96 and 03/27/95 version of the DS80C323 data sheet. Please review this summary carefully.

### DS80C320:

1. Add DS80C323 Characteristics.
2. Change DS80C320  $V_{PFW}$  specification from 4.5V to 4.55V (PCN E62802).
3. Update DS80C320 33 MHz AC Characteristics.

### DS80C323:

1. Delete Data Sheet. Contents moved to DS80C320/DS80C323.

The following represent the key differences between the 05/22/96 and the 10/21/97 version of the DS80C320 data sheet. Please review this summary carefully.

### DS80C320

1. Added note to clarify  $I_{IL}$  specification.

2. Added note to clarify AC timing conditions.
3. Corrected erroneous  $t_{QVXL}$  label on figure “Serial Port Mode 0 Timing” to read  $t_{QVXH}$ .
4. Added note to prevent accidental corruption of Watchdog Timer count while changing counter length.

**DS80C323**

1. Added note to clarify  $I_{IL}$  specification.
2. Remove port 2 from  $V_{OH1}$  specification, add port 3.
3.  $I_{OH}$  for  $V_{OH3}$  specification changed from -3 mA to -2 mA.
4. Added note to clarify AC timing conditions.

Revision C5 may be identified by the date/revision brand yywwC5, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## ERRATA

1. The microcontroller can experience an incomplete power-on delay when exiting Stop mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts Stop mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting Stop mode.

2. Note 5 for revision C5 devices should read: "When addressing external memory. This specification applies to the first clock cycle following the 1 to 0 transition. Following that the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 250  $\mu\text{A}$ ."

Work Around: None.

---

## SPECIFICATION MODIFICATIONS

1. Note 5 of the DC electrical characteristics will be amended to read as follows: "When addressing external memory. This specification applies to the first clock cycle following the transition. On subsequent cycles following 1 to 0 transitions, the minimum current sink capability of Port 0 and Port 2 will be approximately 20  $\mu\text{A}$  and the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 600  $\mu\text{A}$ . On subsequent cycles following 0 to 1 transitions, the maximum current drive capability of Port 0 and Port 2 will be approximately 20  $\mu\text{A}$  "

---

## DOCUMENTATION CHANGES

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.

Revision C4 may be identified by the date/revision brand yywwC4, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet or Fax-back service.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## ERRATA

1. The microcontroller can experience an incomplete power-on delay when exiting STOP mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts STOP mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting STOP mode.

2. Note 5 for revision C4 devices should read: "When addressing external memory. This specification applies to the first clock cycle following the 1 to 0 transition. Following that the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 250  $\mu\text{A}$ ."

Work Around: None.

---

## SPECIFICATION MODIFICATIONS

1. Note 5 of the DC electrical characteristics will be amended to read as follows: "When addressing external memory. This specification applies to the first clock cycle following the transition. On subsequent cycles following 1 to 0 transitions, the minimum current sink capability of Port 0 and Port 2 will be approximately 20  $\mu$ A and the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 600  $\mu$ A. On subsequent cycles following 0 to 1 transitions, the maximum current drive capability of Port 0 and Port 2 will be approximately 20  $\mu$ A "

---

## DOCUMENTATION CHANGES

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.

Revision B5 may be identified by the date/revision brand yywwB5, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## ERRATA

1. Timer 0 will only clock at the divide by four rate if it is being used in mode 3 with the TMOD.2 bit set. Timer 0 can be configured correctly in both the divide by four and divide by 12 modes if the TMOD is cleared.

Work Around: None. This erratum will be corrected in a future revision of the device.

2. When a short reset stimulus occurs during the execution of an extended MOVX data memory access, the ALE signal may not be driven with the strong transition drivers ( $V_{OH2}$  test levels) on the first instruction fetch following reset. This reduced drive current may not allow the ALE signal to rise to a logic high level before the first instruction fetch at location 0000h, possibly latching an incorrect address. This situation will only occur during a watchdog timer reset (the timer generates a momentary pulse to the internal reset circuitry) or when an external reset pulse of less than 2  $\mu$ s is asserted. This errata does not affect a power-on reset as the internal crystal warm-up period counter provides a reset pulse of greater than 2  $\mu$ s.

Work Around: If the watchdog timer reset function is employed, use the watchdog timer interrupt to ensure that the device will not be executing MOVX instructions when the watchdog timer reset occurs. If an external reset stimulus is used, be sure that it is at least 2  $\mu$ s in duration.

3. The bandgap reference does not operate properly, resulting in a  $V_{RST}$  minimum specification below 2.7 V. This means that the power-fail reset will not activate at the specified voltages. As a result, the power-fail interrupt feature should not be used. Valid processor operation between 2.7 V and  $V_{RST}$  minimum specification is not guaranteed.

Work Around: None. This erratum will be corrected in a future revision of the device.

4. The microcontroller can experience an incomplete power-on delay when exiting STOP mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.
5. Work Around: Set RWT (WDCON.0) prior to the instruction which asserts STOP mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting STOP mode.

---

## **SPECIFICATION MODIFICATIONS**

1. NONE

---

## **DOCUMENTATION CHANGES**

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.



Revision B3 may be identified by the date/revision brand yywwB3, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## ERRATA

1. When any reset occurs during the execution of an extended MOVX data memory access, most instructions located at 0000h can fail to execute correctly. The exception is the LCALL instruction, mentioned below. In each case the failure causes the program to incorrectly execute the first several machine cycles of the affected instruction(s).

Work Around: Use the instruction LCALL at location 0000h (the reset vector) to jump to the starting point of the main user code. This will use two bytes of the stack, which can be easily restored if necessary by resetting the stack pointer.

2. Timer 0 will only clock at the divide by four rate if it is being used in mode 3 with the TMOD.2 bit set. Timer 0 can be configured correctly in both the divide by four and divide by 12 modes if the TMOD is cleared.

Work Around: This erratum will be corrected in a future revision of the device.

3. When a short reset stimulus occurs during the execution of an extended MOVX data memory access, the ALE signal may not be driven with the strong transition drivers (VOH2 test levels) on the first instruction fetch following reset. This reduced drive current may not allow the ALE signal to rise to a logic high level before the first instruction fetch at location 0000h, possibly latching an incorrect address. This situation will only occur during a watchdog timer reset (the timer generates a momentary pulse to the internal reset circuitry) or when an external reset pulse of less than 2  $\mu$ s is asserted. This errata does not affect a power-on reset as the internal crystal warm-up period counter provides a reset pulse of greater than 2  $\mu$ s.

Work Around: If the watchdog timer reset function is employed, use the watchdog timer interrupt

to ensure that the device will not be executing MOVX instructions when the watchdog timer reset occurs. If an external reset stimulus is used, be sure that it is at least 2  $\mu$ s in duration.

4. The bandgap reference does not operate properly, resulting in a  $V_{RST}$  minimum specification below 2.7 V. This means that the power-fail reset will not activate at the specified voltages. As a result, the power-fail interrupt feature should not be used. Valid processor operation between 2.7 V and  $V_{RST}$  minimum specification is not guaranteed.

Work Around: None. This erratum will be corrected in a future revision of the device.

5. The microcontroller can experience an incomplete power-on delay when exiting STOP mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts STOP mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting STOP mode.

---

## **SPECIFICATION MODIFICATIONS**

1. The  $V_{OH3}$  specification will be tested at  $-2$  mA instead of  $-3$  mA shown on early versions of the data sheet.

Work Around: None required.

---

## **DOCUMENTATION CHANGES**

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.

Revision C5 may be identified by the date/revision brand yywwC5, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## **ERRATA**

1. The microcontroller can experience an incomplete power-on delay when exiting Stop mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts Stop mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting Stop mode.

2. Note 5 for revision C5 devices should read: "When addressing external memory. This specification applies to the first clock cycle following the 1 to 0 transition. Following that the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 400  $\mu\text{A}$ ."

Work Around: None.

---

## **SPECIFICATION MODIFICATIONS**

1. Note 5 of the DC electrical characteristics will be amended to read as follows: "When addressing external memory. This specification applies to the first clock cycle following the transition. On subsequent cycles following 1 to 0 transitions, the minimum current sink capability of Port 0 and Port 2 will be approximately 50  $\mu\text{A}$  and the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 600  $\mu\text{A}$ . On subsequent cycles following 0 to 1 transitions, the maximum current drive capability of Port 0 and Port 2 will be approximately 110  $\mu\text{A}$  "

---

## DOCUMENTATION CHANGES

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.

Revision C4 may be identified by the date/revision brand yywwC4, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet or Fax-back service.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## ERRATA

1. Stop mode current, with the band-gap reference disabled, may be as high as 5  $\mu$ A on certain lots of the DS80C320. This erratum applies only to commercial temperature grade material with date codes 9818C4 and 9819C4.

Work Around: None. This erratum applies only to the material listed above.

2. The microcontroller can experience an incomplete power-on delay when exiting STOP mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts STOP mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting STOP mode.

3. Note 5 for revision C4 devices should read: "When addressing external memory. This specification applies to the first clock cycle following the 1 to 0 transition. Following that the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 400  $\mu$ A."

Work Around: None.

---

## SPECIFICATION MODIFICATIONS

1. Note 5 of the DC electrical characteristics will be amended to read as follows: "When addressing external memory. This specification applies to the first clock cycle following the transition. On subsequent cycles following 1 to 0 transitions, the minimum current sink capability of Port 0 and Port 2 will be approximately 50  $\mu$ A and the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 600  $\mu$ A. On subsequent cycles following 0 to 1 transitions, the maximum current drive capability of Port 0 and Port 2 will be approximately 110  $\mu$ A "

---

## DOCUMENTATION CHANGES

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.

Revision B5 may be identified by the date/revision brand yywwB5, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## ERRATA

1. Timer 0 will only clock at the divide by four rate if it is being used in mode 3 with the TMOD.2 bit set. Timer 0 can be configured correctly in both the divide by four and divide by 12 modes if the TMOD.2 bit is cleared.

Work Around: None. This erratum will be corrected in a future revision of the device.

2. Stop mode current, with the band-gap reference disabled, may be as high as 5  $\mu$ A on certain lots of the DS80C320. This erratum applies only to commercial temperature grade material with date codes between 9743B5 and 9802B5.

Work Around: None. This erratum applies only to the material listed above.

3. When a short reset stimulus occurs during the execution of an extended MOVX data memory access, the ALE signal may not be driven with the strong transition drivers ( $V_{OH2}$  test levels) on the first instruction fetch following reset. This reduced drive current may not allow the ALE signal to rise to a logic high level before the first instruction fetch at location 0000h, possibly latching an incorrect address. This situation will only occur during a watchdog timer reset (the timer generates a momentary pulse to the internal reset circuitry) or when an external reset pulse of less than 2  $\mu$ s is asserted. This errata does not affect a power-on reset as the internal crystal warm-up period counter provides a reset pulse of greater than 2  $\mu$ s.

Work Around: If the watchdog timer reset function is employed, use the watchdog timer interrupt to ensure that the device will not be executing MOVX instructions when the watchdog timer reset occurs. If an external reset stimulus is used, be sure that it is at least 2  $\mu$ s in duration.

4. The microcontroller can experience an incomplete power-on delay when exiting Stop mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts STOP mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting STOP mode.

---

## **SPECIFICATION MODIFICATIONS**

1. Note 5 of the DC electrical characteristics will be amended to read as follows: "When addressing external memory. This specification applies to the first clock cycle following the 1 to 0 transition. Following that the minimum current sink capability of Port 0 and Port 2 will be approximately 150  $\mu$ A and the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 600  $\mu$ A."

---

## **DOCUMENTATION CHANGES**

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.



Revision B3 may be identified by the date/revision brand yywwB3, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## ERRATA

1. When any reset occurs during the execution of an extended MOVX data memory access, most instructions located at 0000h can fail to execute correctly. The exception is the LCALL instruction, mentioned below. In each case the failure causes the program to incorrectly execute the first several machine cycles of the affected instruction(s).

Work Around: Use the instruction LCALL all location 0000h (the reset Vector) to jump to the starting point of the main user code. This will use two bytes of the stack, which can be easily restored if necessary by resetting the stack pointer.

2. Timer 0 will only clock at the divide by four rate if it is being used in mode 3 with the TMOD.2 bit set. Timer 0 can be configured correctly in both the divide by four and divide by 12 modes if the TMOD is cleared.

Work Around: None. This erratum will be corrected in a future revision of the device.

3. Stop mode current, with the band-gap reference disabled, may be as high as 5  $\mu$ A on certain lots of the DS80C320. This erratum applies only to commercial temperature grade material with date codes of 9703B3 and 9706B3.

Work Around: None. This errata applies only to the material listed above.

4. When a short reset stimulus occurs during the execution of an extended MOVX data memory access, the ALE signal may not be driven with the strong transition drivers (VOH2 test levels) on the first instruction fetch following reset. This reduced drive current may not allow the ALE signal to rise to a logic high level before the first instruction fetch at location 0000h, possibly

latching an incorrect address. This situation will only occur during a watchdog timer reset (the timer generates a momentary pulse to the internal reset circuitry) or when an external reset pulse of less than 2  $\mu$ s is asserted. This errata does not affect a power-on reset as the internal crystal warm-up period counter provides a reset pulse of greater than 2  $\mu$ s.

Work Around: If the watchdog timer reset function is employed, use the watchdog timer interrupt to ensure that the device will not be executing MOVX instructions when the watchdog timer reset occurs. If an external reset stimulus is used, be sure that it is at least 2  $\mu$ s in duration.

5. The microcontroller can experience an incomplete power-on delay when exiting Stop mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts Stop mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting Stop mode.

---

## SPECIFICATION MODIFICATIONS

1. Note 5 of the DC electrical characteristics will be amended to read as follows: "When addressing external memory. This specification applies to the first clock cycle following the 1 to 0 transition. Following that the minimum current sink capability of Port 0 and Port 2 will be approximately 150  $\mu$ A and the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 600  $\mu$ A."

---

## DOCUMENTATION CHANGES

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.

Revision A6 may be identified by the date/revision brand yywwA6, where yy and ww are the year and workweek of manufacture, respectively. This errata sheet is valid only when used in conjunction with the most current version of the data sheet available from Dallas Semiconductor via the Internet.

This document contains the following types of information:

**Errata:** These are design errors which deviate from published specifications. Errata are intended to be fixed in subsequent revisions of the device.

**Specification Modifications:** These are changes to the published specifications and will be reflected in the next update of the documentation and apply to all subsequent revisions of the device.

**Documentation Changes:** This information includes typographical mistakes, errors, omissions or clarifications of device operation. Items listed in this section will be reflected in the next update of the documentation.

---

## **ERRATA**

1. An interrupt priority, whether natural or register driven, does not affect its ability to cause an exit from Stop mode. As a result, if Stop mode is entered from an interrupt service routine, a lower priority interrupt which would normally not be serviced will cause an exit from Stop mode.

Work Around: Do not enter Stop mode from an interrupt service routine.

2. The instruction XCH A, direct can produce unreliable results when the source register is associated with the interrupts (i.e. IE, IP, EIE, EIP) and there is a simultaneous interrupt.

Work Around: Use a MOV direct, A or similar instructions to modify one of the above registers.

3. Setting Timer 0 to mode 3 (two 8-bit timers) disrupts the normal operation of Timer 1's output. All other modes and combinations of modes of Timers 0 and 1 are fully functional. One consequence of this erratum is that combinations of modes of Timers 0 and 1 are fully functional. One consequence of this erratum is that while Timer 0 is in mode 3, Timer 1 should not be used as a baud rate generator for the serial port. Also, Timer 0 in mode 3 will only clock at the divide by twelve rate.

Work Around: Do not put Timer 0 in mode 3 while Timer 1 is being used as a baud rate generator (or any other function that requires an interrupt.) This erratum will be corrected in a future revision of the device.

4. When Timer 2 is used in auto-reload mode with up/down count enabled (DCEN=1), the EXF2 bit does not toggle as specified. Up/down counting, interrupt generation, and all other aspects of this mode function correctly.

Work Around: Do not use EXF2 in this mode.

5. At voltages below 4.25 V, serial ports 0 and 1 operating in modes 1, 2, or 3 may not properly detect a false start bit, causing the device to erroneously detect the start of a serial reception.

Work Around: Operate the device  $V_{CC}$  as close as possible to 5.0 V.

6. Either serial port operating in mode 0 may violate the  $t_{QVXL}$  spec when the external crystal speed is above 25 MHz

Work Around: Use the rising edge only of the clock to latch output data if the external crystal speed is above 25 MHz

7. The broadcast address portion of either serial port's address recognition mode does not function. All other aspects of this mode work properly.

Work Around: Use the "Given Address" (SADDR masked by SADEN) to create a group that may be addressed separately or as a unit

8. Modifying the Clock Control Register (CKCON; 8Eh) while the watchdog timer is enabled can advance the watchdog timer count by an indeterminate amount. This can result in an inaccurate watchdog timer period. This will not occur if the current watchdog time-out period is already set to its maximum count (WD1=WD0=1), and a 11 is written to the Watchdog Timer Mode Select Bits (CKCON.7-6).

Work Around: If the watchdog timer is enabled, reset the watchdog timer via the RWT bit (WDCON.0) before accessing the CKCON register. This will prevent an unexpected early time-out of the watchdog timer.

9. Timers 0, 1, and 2 can exhibit improper operation in counter mode if the transitions on their respective input pin are within 1 clock cycle of the rising edge of ALE. This can result in missed or extra timer counts. This caveat also applies to Timers 0 and 1 in timer mode if the INTO\ and INT1\ inputs are used in the Gate function to control the timers. This situation does not occur with signals that are synchronized to processor operation and do not transition coincident with the rising edge of ALE.

Work Around: Qualify the input on the above mentioned signals so that they do not transition with the rising edge of ALE. This can be easily done by gating the input signal with a D-type flip-flop using the falling edge of ALE as a clocking signal.

10. The bits associated with the Status Register (STATUS; C5h) are disabled.

Work Around: NONE. This register will be enabled in the next revision of the device

11. A typographical error in some versions of the data sheet erroneously lists Ports 0 and 2 as being tested to the  $V_{OH1}$  specification. These ports have not been and will not be tested to this specification.

Work Around: NONE. This specification will not alter the functional characteristics of the devices.

12. When any reset occurs during the execution of an extended MOVX data memory access, most instructions located at 0000h can fail to execute correctly. The exception is the LCALL instruction, mentioned below. In each case the failure causes the program to incorrectly execute the first several machine cycles of the affected instruction(s).

Work Around: Use the instruction LCALL at location 0000h (the reset vector) to jump to the starting point of the main user code. This will use two bytes of the stack, which can be easily restored if necessary by resetting the stack pointer.

13. The microcontroller can experience an incomplete power-on delay when exiting STOP mode, under certain conditions. When this occurs, operation of the microcontroller is temporarily not stable. The power-on delay is necessary to allow the crystal oscillator sufficient time to begin oscillation and to achieve frequency stability. The watchdog counter is used to set the power-on delay time.

Work Around: Set RWT (WDCON.0) prior to the instruction which asserts STOP mode. This action clears the watchdog counter and guarantees a correct power-on delay when exiting STOP mode.

14. When any reset occurs during the execution of an extended MOVX data memory access, most instructions located at 0000h can fail to execute correctly. The exception is the LCALL instruction, mentioned below. In each case the failure causes the program to incorrectly execute the first several machine cycles of the affected instruction(s).

Work Around: Use the instruction LCALL at location 0000h (the reset vector) to jump to the starting point of the main user code. This will use two bytes of the stack, which can be easily restored if necessary by resetting the stack pointer.

15. When a short reset stimulus occurs during the execution of an extended MOVX data memory access, the ALE signal may not be driven with the strong transition drivers ( $V_{OH2}$  test levels) on the first instruction fetch following reset. This reduced drive current may not allow the ALE signal to rise to a logic high level before the first instruction fetch at location 0000h, possibly latching an incorrect address. This situation will only occur during a watchdog timer reset (the timer generates a momentary pulse to the internal reset circuitry) or when an external reset pulse of less than 2  $\mu$ s is asserted. This errata does not affect a power-on reset as the internal crystal warm-up period counter provides a reset pulse of greater than 2  $\mu$ s.

Work Around: If the watchdog timer reset function is employed, use the watchdog timer interrupt to ensure that the device will not be executing MOVX instructions when the watchdog timer reset occurs. If an external reset stimulus is used, be sure that it is at least 2  $\mu$ s in duration.

---

## SPECIFICATION MODIFICATIONS

1. Note 5 of the DC electrical characteristics will be amended to read as follows: "When addressing external memory. This specification applies to the first clock cycle following the 1 to 0 transition. Following that the minimum current sink capability of Port 0 and Port 2 will be approximately 150  $\mu$ A and the minimum current sink capability of ALE and  $\overline{\text{PSEN}}$  will be approximately 600  $\mu$ A."

---

## DOCUMENTATION CHANGES

1. A typographical error in the data book states that an interrupt will be blocked if the current instruction is an access to IP, IE, EIP or EIE. The corrected version should state that interrupts will only be blocked if the current instruction writes to one of those registers.

Work Around: None. This clarification does not represent a change in the functional characteristics of the device.