

# 9-Mbit (256K x 36/512K x 18) Pipelined SRAM

#### **Features**

- Supports Bus Operation up to 250 MHz
- Available Speed Grades: 250, 200, and 166 MHz
- Registered Inputs and Outputs for Pipelined Operation
- 3.3V Core Power Supply (V<sub>DD</sub>)
- 2.5V/3.3V I/O Operation (V<sub>DDQ</sub>)
- Fast Clock-to-Output Times
  □ 2.8 ns (for 250 MHz device)
- Provide High Performance 3-1-1-1 Access Rate
- User Selectable Burst Counter supporting Intel® Pentium® Interleaved or Linear Burst Sequences
- Separate Processor and Controller Address Strobes
- Synchronous Self-timed Writes
- Asynchronous Output Enable
- Single Cycle Chip Deselect
- Available in Pb-free 100-Pin TQFP Package, Pb-free and non Pb-free 119-Ball BGA Package, and 165-Ball FBGA Package
- TQFP Available with 3-Chip Enable and 2-Chip Enable
- IEEE 1149.1 JTAG-Compatible Boundary Scan


### **Functional Description**

The CY7C1360C/CY7C1362C SRAM<sup>[1]</sup> integrates 256K x 36 and 512K x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ <sup>[2]</sup>), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW<sub>X</sub>, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see "Pin Definitions" on page 7 and "Truth Table" on page 10 for further details). Write cycles can be one to two or four bytes wide as controlled by the Byte Write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1360C/CY7C1362C operate from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.




#### Notes

- 1. For best-practices recommendations, refer to the Cypress application note System Design Guidelines on www.cypress.com.
- 2.  $\overline{\text{CE}}_3$  is for A version of TQFP (3 Chip Enable option) and 165 FBGA package only. 119 BGA is offered only in 2 Chip Enable.

[+] Feedback



# Logic Block Diagram - CY7C1360C (256K x 36)



# **Selection Guide**

Description	250 MHz	200 MHz	166 MHz	Unit
Maximum Access Time	2.8	3.0	3.5	ns
Maximum Operating Current	250	220	180	mA
Maximum CMOS Standby Current	40	40	40	mA



# **Pin Configurations**

Figure 1. 100-Pin TQFP (3 Chip Enables - A Version)






Figure 2. 100-Pin TQFP (2 Chip Enables - AJ Version)






Figure 3. 119-Ball BGA (2 Chip Enables with JTAG)

# CY7C1360C (256K x 36)

	1	2	3	4	5	6	7
Α	$V_{\mathrm{DDQ}}$	Α	Α	ADSP	Α	Α	$V_{DDQ}$
В	NC/288M	CE <sub>2</sub>	Α	ADSC	Α	Α	NC/576M
С	NC/144M	Α	Α	$V_{DD}$	Α	Α	NC/1G
D	$DQ_C$	$DQP_C$	$V_{SS}$	NC	$V_{SS}$	DQPB	DQ <sub>B</sub>
E	$DQ_C$	$DQ_C$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	DQ <sub>B</sub>	$DQ_B$
F	$V_{DDQ}$	$DQ_C$	$V_{SS}$	OE	$V_{SS}$	$DQ_B$	$V_{DDQ}$
G	$DQ_C$	$DQ_C$	$\overline{BW}_C$	ADV	$\overline{BW}_B$	DQ <sub>B</sub>	$DQ_B$
Н	$DQ_C$	$DQ_C$	$V_{SS}$	GW	$V_{SS}$	$DQ_B$	DQ <sub>B</sub>
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$\overline{BW}_D$	NC	$\overline{BW}_A$	$DQ_A$	$DQ_A$
M	$V_{\mathrm{DDQ}}$	$DQ_D$	$V_{SS}$	BWE	$V_{SS}$	$DQ_A$	$V_{DDQ}$
N	$DQ_D$	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	$DQ_D$	$DQP_D$	$V_{SS}$	A0	$V_{SS}$	DQPA	$DQ_A$
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{\mathrm{DDQ}}$

# CY7C1362C (512K x 18)

	1	2	3	4	5	6	7
Α	$V_{\mathrm{DDQ}}$	Α	Α	ADSP	Α	Α	$V_{\mathrm{DDQ}}$
В	NC/288M	CE <sub>2</sub>	Α	ADSC	Α	Α	NC/576M
С	NC/144M	Α	Α	$V_{DD}$	Α	Α	NC/1G
D	DQ <sub>B</sub>	NC	$V_{SS}$	NC	$V_{SS}$	DQP <sub>A</sub>	NC
E	NC	$DQ_B$	$V_{SS}$	Œ <sub>1</sub>	$V_{SS}$	NC	$DQ_A$
F	$V_{\mathrm{DDQ}}$	NC	$V_{SS}$	ŌE	$V_{SS}$	$DQ_A$	$V_{DDQ}$
G	NC	$DQ_B$	$\overline{BW}_B$	ADV	$V_{SS}$	NC	DQ <sub>A</sub>
Н	$DQ_B$	NC	$V_{SS}$	GW	$V_{SS}$	$DQ_A$	NC
J	$V_{\mathrm{DDQ}}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	NC	$DQ_B$	$V_{SS}$	CLK	$V_{SS}$	NC	$DQ_A$
L	DQ <sub>B</sub>	NC	$V_{SS}$	NC	$\overline{BW}_A$	$DQ_A$	NC
М	$V_{DDQ}$	$DQ_B$	$V_{SS}$	BWE	$V_{SS}$	NC	$V_{DDQ}$
N	DQ <sub>B</sub>	NC	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	NC
P	NC	$DQP_B$	$V_{SS}$	A0	$V_{SS}$	NC	DQ <sub>A</sub>
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC/72M	Α	Α	NC/36M	Α	Α	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{\mathrm{DDQ}}$



Figure 4. 165-Ball FBGA (3 Chip Enables with JTAG)

# CY7C1360C (256K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	CE <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	$\overline{BW}_D$	$\overline{BW}_A$	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	DQPB
D	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	$V_{SS}$	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC/18M	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQP <sub>A</sub>
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

# CY7C1362C (512K x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE <sub>1</sub>	$\overline{BW}_B$	NC	CE <sub>3</sub>	BWE	ADSC	ADV	Α	Α
В	NC/144M	Α	CE2	NC	BW <sub>A</sub>	CLK	GW	ŌE	ADSP	Α	NC/576M
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	DQP <sub>A</sub>
D	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	$DQ_A$
E	NC	DQ <sub>B</sub>	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
F	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
G	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	$DQ_A$
Н	NC	$V_{SS}$	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
K	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
L	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
M	DQ <sub>B</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
N	DQP <sub>B</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC/18M	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3^{[2]}$ are sampled active. $\overline{A}_1$ , $\overline{A}_0$ are fed to the two-bit counter.
BW <sub>A</sub> , BW <sub>B</sub> BW <sub>C</sub> , BW <sub>D</sub>	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising $\underline{\text{edg}}$ e of C <u>LK, a</u> global Write is conducted (ALL bytes are written, regardless of the values on $\overline{\text{BW}}_X$ and $\overline{\text{BWE}}$ ).
BWE	Input- Synchronous	<b>Byte Write Enable Input, active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a Byte Write.
CLK	Input- Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of $CLK$ . Used in conjunction with $CE_2$ and $\overline{CE_3}^{[2]}$ to select/deselect the device. ADSP is ignored if $\overline{CE_1}$ is HIGH. $\overline{CE_1}$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3^{[2]}$ to select/deselect the device. $\overline{CE}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub> <sup>[2]</sup>	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_2$ to select/deselect the device. Not available for AJ package version. Not connected for BGA. Where referenced, $\overline{CE}_3^{[2]}$ is assumed active throughout this document for BGA. $\overline{CE}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	<b>Output Enable, asynchronous input, active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. $\overline{OE}$ is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_1$ , $A_0$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_1$ , $A_0$ are also loaded into the burst counter. When $\overline{ADSP}$ and $\overline{ADSC}$ are both asserted, only $\overline{ADSP}$ is recognized.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input, active HIGH</b> . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tristate condition.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{SS}$	Ground	Ground for the core of the device.
$V_{SSQ}$	I/O Ground	Ground for the I/O circuitry.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
MODE	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull up.



#### Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output Synchronous	<b>Serial data-out to the JTAG circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TCK	JTAG- Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being used, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	_	No Connects. Not internally connected to the die
NC (18,36, 72, 144, 288, 576, 1G)	-	<b>These pins are not connected</b> . They will be used for expansion to the 18M, 36M, 72M, 144M 288M, 576M, and 1G densities.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 2.8 ns (250 MHz device).

The CY7C1360C/CY7C1362C supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$ ) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3^{[2]})$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (3) the Write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if  $\overline{\text{CE}}_1$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock, the data is allowed to

propagate through the out<u>put</u> register and on the data bus within 2.8 ns (250 MHz device) if  $\overline{OE}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the  $\overline{OE}$  signal. Consecutive single Read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either  $\overline{ADSP}$  or  $\overline{ADSC}$  signals, its output tristates immediately.

### Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW and (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ <sup>[2]</sup> are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals (GW, BWE, and BW<sub>X</sub>) and ADV inputs are ignored during this first cycle.

ADSP-trigge<u>red</u> Write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memor<u>y array</u>. If  $\overline{\text{GW}}$  is HIGH, then the Write operation is controlled by BWE and BW\_X signals. The CY7C1360C/CY7C1362C provides Byte Write capability that is described in the Write <u>Cycle</u> Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW\_X) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1360C/CY7C1362C is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a Write cycle is detected, regardless of the state of OE.



# Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\text{CE}_2$ ,  $\overline{\text{CE}}_3{}^{[2]}$  are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BW<sub>X</sub>) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation remains unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1360C/ $\underline{CY7}$ C1362C is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated  $\underline{whe}$ never a Write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1360C/CY7C1362C provides a two-bit wraparound counter, fed by  $A_1$ ,  $A_0$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{\text{ADV}}$  LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the 'sleep' mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the 'sleep' mode.  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3^{[2]}$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADSC}}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

Table 1. Interleaved Burst Address Table (MODE = Floating or  $V_{DD}$ )

First Address A <sub>1</sub> , A <sub>0</sub>	Second Address A <sub>1</sub> , A <sub>0</sub>	Third Address A <sub>1</sub> , A <sub>0</sub>	Fourth Address A <sub>1</sub> , A <sub>0</sub>		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

Table 2. Linear Burst Address Table (MODE = GND)

First	Second	Third	Fourth
Address	Address	Address	Address
A <sub>1</sub> , A <sub>0</sub>			
00	01	10	11

**Table 3. ZZ Mode Electrical Characteristics** 

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		50	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



### **Truth Table**

The Truth Table for CY7C1360C and CY7C1362C follows. [3, 4, 5, 6, 7, 8]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Χ	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	Н	L	Х	Х	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Х	Χ	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
READ Cycle, Continue Burst	Next	Х	Χ	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Χ	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
READ Cycle, Continue Burst	Next	Н	Χ	Х	L	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Χ	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
WRITE Cycle, Continue Burst	Next	Х	Χ	Х	L	Н	Н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Χ	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Χ	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Χ	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Χ	Х	L	Х	Н	Н	L	Χ	L-H	D

#### Notes

- Notes

  3. X = "Don't Care." H = Logic HIGH, L = Logic LOW.

  4. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.

  5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

  6. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are available only in the TQFP package. BGA package has only two chip selects CE<sub>1</sub> and CE<sub>2</sub>.

  7. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to tri-state. OE is a close for the remainder of the Write cycle. don't care for the remainder of the Write cycle.
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



# **Partial Truth Table for Read/Write**

The Partial Truth Table for Read/Write follows.<sup>[5, 9]</sup>

Function (CY7C1360C)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	<del>BW</del> B	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	X	Х	Х	Х	X

# **Truth Table for Read/Write**

The Truth Table for Read/Write follows.<sup>[5, 9]</sup>

Function (CY7C1362C)	GW	BWE	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	X	X
Read	Н	L	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write Bytes B, A	Н	L	L	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	X	X	X

Note
9. Table only lists a partial listing of the byte write combinations. Any combination of  $\overline{BW}_X$  is valid. Appropriate write will be done based on which byte write is active



# IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1360C/CY7C1362C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.


The CY7C1360C/CY7C1362C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{\mbox{\scriptsize DD}}$  through a pull up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

# **TAP Controller State Diagram**

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

# **TAP Controller Block Diagram**





### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 12. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables (165-Ball FBGA Boundary Scan Order on page 18 and 119-ball BGA Boundary Scan Order on page 19) show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Identification Codes on page 17. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.



The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and  $\overline{CK}$  captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.


#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

# **TAP Timing**





# TAP AC Switching Characteristics Over the Operating Range $^{[10,\ 11]}$


Parameter	Description	Min	Max	Unit
Clock	,	<u> </u>		
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
Output Time	es			•
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Setup Time	s			•
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
<b>Hold Times</b>		<u> </u>		
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns



### 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


# 3.3V TAP AC Output Load Equivalent



# 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

# 2.5V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics And Operating Conditions**

(0°C < T<sub>A</sub> < +70°C;  $V_{DD}$  = 3.3V  $\pm 0.165 V$  unless otherwise noted)<sup>[12]</sup>

Parameter	Description	Conc	Min	Max	Unit	
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}$	V <sub>DDQ</sub> = 3.3V	2.4		V
		$I_{OH} = -1.0 \text{ mA}$	V <sub>DDQ</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 3.3V	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
		I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 2.5V		0.4	V
$V_{OL2}$	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3V		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input LOW Voltage		V <sub>DDQ</sub> = 3.3V	-0.5	0.7	V
			$V_{DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \leq V_IN \leq V_DDQ$	•	-5	5	μA

#### Notes

<sup>10.</sup>  $t_{\rm CS}$  and  $t_{\rm CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 11. Test conditions are specified using the load in TAP AC test Conditions.  $t_{\rm R}/t_{\rm F}$  = 1 ns. 12. All voltages referenced to  $V_{\rm SS}$  (GND)



# **Identification Register Definitions**

Instruction Field	CY7C1360C (256KX36)	CY7C1362C (512KX18)	Description
Revision Number (31:29)	000	000	Describes the version number
Device Depth (28:24) <sup>[13]</sup>	01011	01011	Reserved for Internal Use
Device Width (23:18) 119-BGA	101000	101000	Defines memory type and architecture
Device Width (23:18) 165- FBGA	000000	000000	Defines memory type and architecture
Cypress Device ID (17:12)	100110	010110	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

# **Scan Register Sizes**

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	71	71
Boundary Scan Order (165-ball FBGA package)	71	71

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

#### Note

<sup>13.</sup> Bit #24 is "1" in the Register Definitions for both 2.5V and 3.3V versions of this device.



# 165-Ball FBGA Boundary Scan Order

		CY7C1360	C (256K	( x 36)	
Bit#	Ball ID	Signal Name	Bit#	Ball ID	Signal Name
1	В6	CLK	37	R6	A0
2	B7	GW	38	P6	A1
3	A7	BWE	39	R4	Α
4	B8	ŌĒ	40	P4	Α
5	A8	ADSC	41	R3	Α
6	В9	ADSP	42	P3	Α
7	A9	ADV	43	R1	MODE
8	B10	Α	44	N1	DQP <sub>D</sub>
9	A10	Α	45	L2	$DQ_D$
10	C11	DQPB	46	K2	$DQ_D$
11	E10	DQ <sub>B</sub>	47	J2	$DQ_D$
12	F10	DQ <sub>B</sub>	48	M2	$DQ_D$
13	G10	DQ <sub>B</sub>	49	M1	$DQ_D$
14	D10	DQ <sub>B</sub>	50	L1	$DQ_D$
15	D11	DQ <sub>B</sub>	51	K1	$DQ_D$
16	E11	DQ <sub>B</sub>	52	J1	DQ <sub>D</sub>
17	F11	DQ <sub>B</sub>	53	Internal	Internal
18	G11	DQ <sub>B</sub>	54	G2	$DQ_C$
19	H11	ZZ	55	F2	DQ <sub>C</sub>
20	J10	DQ <sub>A</sub>	56	E2	$DQ_C$
21	K10	DQ <sub>A</sub>	57	D2	$DQ_C$
22	L10	DQ <sub>A</sub>	58	G1	DQ <sub>C</sub>
23	M10	DQ <sub>A</sub>	59	F1	DQ <sub>C</sub>
24	J11	DQ <sub>A</sub>	60	E1	$DQ_C$
25	K11	DQ <sub>A</sub>	61	D1	$DQ_C$
26	L11	DQ <sub>A</sub>	62	C1	DQP <sub>C</sub>
27	M11	DQ <sub>A</sub>	63	B2	Α
28	N11	DQPA	64	A2	Α
29	R11	Α	65	A3	CE <sub>1</sub>
30	R10	Α	66	В3	CE <sub>2</sub>
31	P10	Α	67	B4	$BW_D$
32	R9	Α	68	A4	BW <sub>C</sub>
33	P9	Α	69	A5	BW <sub>B</sub>
34	R8	Α	70	B5	BW <sub>A</sub>
35	P8	Α	71	A6	CE <sub>3</sub>
36	P11	Α			

		CY7C1362C	(512K x	( 18)	
Bit#	ball ID	Signal Name	Bit#	ball ID	Signal Name
1	B6	CLK	37	R6	A0
2	B7	GW	38	P6	A1
3	A7	BWE	39	R4	Α
4	B8	OE	40	P4	Α
5	A8	ADSC	41	R3	Α
6	В9	ADSP	42	P3	Α
7	A9	ADV	43	R1	MODE
8	B10	Α	44	Internal	Internal
9	A10	Α	45	Internal	Internal
10	A11	Α	46	Internal	Internal
11	Internal	Internal	47	Internal	Internal
12	Internal	Internal	48	N1	DQPB
13	Internal	Internal	49	M1	DQ <sub>B</sub>
14	C11	DQP <sub>A</sub>	50	L1	DQ <sub>B</sub>
15	D11	$DQ_A$	51	K1	DQ <sub>B</sub>
16	E11	$DQ_A$	52	J1	DQ <sub>B</sub>
17	F11	$DQ_A$	53	Internal	Internal
18	G11	DQ <sub>A</sub>	54	G2	DQ <sub>B</sub>
19	H11	ZZ	55	F2	DQ <sub>B</sub>
20	J10	DQ <sub>A</sub>	56	E2	DQ <sub>B</sub>
21	K10	$DQ_A$	57	D2	DQ <sub>B</sub>
22	L10	DQ <sub>A</sub>	58	Internal	Internal
23	M10	DQ <sub>A</sub>	59	Internal	Internal
24	Internal	Internal	60	Internal	Internal
25	Internal	Internal	61	Internal	Internal
26	Internal	Internal	62	Internal	Internal
27	Internal	Internal	63	B2	Α
28	Internal	Internal	64	A2	Α
29	R11	Α	65	A3	CE <sub>1</sub>
30	R10	Α	66	В3	CE <sub>2</sub>
31	P10	Α	67	Internal	Internal
32	R9	Α	68	Internal	Internal
33	P9	Α	69	A4	BW <sub>B</sub>
34	R8	А	70	B5	BW <sub>A</sub>
35	P8	Α	71	A6	CE <sub>3</sub>
36	P11	А			



# 119-ball BGA Boundary Scan Order

CY7C1360C (256K x 36)						
Bit#	ball ID	Signal Name	Bit#	ball ID	Signal Name	
1	K4	CLK	37	P4	A0	
2	H4	GW	38	N4	A1	
3	M4	BWE	39	R6	Α	
4	F4	OE	40	T5	Α	
5	B4	ADSC	41	Т3	Α	
6	A4	ADSP	42	R2	Α	
7	G4	ADV	43	R3	MODE	
8	C3	Α	44	P2	$DQP_D$	
9	В3	Α	45	P1	$DQ_D$	
10	D6	$DQP_B$	46	L2	$DQ_D$	
11	H7	$DQ_B$	47	K1	$DQ_D$	
12	G6	$DQ_B$	48	N2	$DQ_D$	
13	E6	$DQ_B$	49	N1	$DQ_D$	
14	D7	$DQ_B$	50	M2	$DQ_D$	
15	E7	$DQ_B$	51	L1	$DQ_D$	
16	F6	DQ <sub>B</sub>	52	K2	DQ <sub>D</sub>	
17	G7	DQ <sub>B</sub>	53	Internal	Internal	
18	H6	DQ <sub>B</sub>	54	H1	DQ <sub>C</sub>	
19	T7	ZZ	55	G2	DQ <sub>C</sub>	
20	K7	DQ <sub>A</sub>	56	E2	DQ <sub>C</sub>	
21	L6	DQ <sub>A</sub>	57	D1	DQ <sub>C</sub>	
22	N6	DQ <sub>A</sub>	58	H2	DQ <sub>C</sub>	
23	P7	DQ <sub>A</sub>	59	G1	DQ <sub>C</sub>	
24	N7	DQ <sub>A</sub>	60	F2	DQ <sub>C</sub>	
25	M6	DQ <sub>A</sub>	61	E1	DQ <sub>C</sub>	
26	L7	DQ <sub>A</sub>	62	D2	DQP <sub>C</sub>	
27	K6	DQ <sub>A</sub>	63	C2	Α	
28	P6	DQP <sub>A</sub>	64	A2	Α	
29	T4	Α	65	E4	CE <sub>1</sub>	
30	A3	Α	66	B2	CE <sub>2</sub>	
31	C5	Α	67	L3	BWD	
32	B5	Α	68	G3	BW <sub>C</sub>	
33	A5	Α	69	G5	$\overline{BW}_B$	
34	C6	Α	70	L5	BW <sub>A</sub>	
35	A6	Α	71	Internal	Internal	
36	В6	Α				

		CY7C13620	(512K)	<b>( 18)</b>	
Bit#	ball ID	Signal Name	Bit#	ball ID	Signal Name
1	K4	CLK	37	P4	A0
2	H4	GW	38	N4	A1
3	M4	BWE	39	R6	Α
4	F4	ŌE	40	T5	Α
5	B4	ADSC	41	Т3	Α
6	A4	ADSP	42	R2	А
7	G4	ADV	43	R3	MODE
8	C3	Α	44	Internal	Internal
9	В3	Α	45	Internal	Internal
10	T2	Α	46	Internal	Internal
11	Internal	Internal	47	Internal	Internal
12	Internal	Internal	48	P2	DQP <sub>B</sub>
13	Internal	Internal	49	N1	DQ <sub>B</sub>
14	D6	DQP <sub>A</sub>	50	M2	DQ <sub>B</sub>
15	E7	DQ <sub>A</sub>	51	L1	DQ <sub>B</sub>
16	F6	DQ <sub>A</sub>	52	K2	DQ <sub>B</sub>
17	G7	DQ <sub>A</sub>	53	Internal	Internal
18	H6	$DQ_A$	54	H1	$DQ_B$
19	T7	ZZ	55	G2	$DQ_B$
20	K7	DQ <sub>A</sub>	56	E2	DQ <sub>B</sub>
21	L6	DQ <sub>A</sub>	57	D1	DQ <sub>B</sub>
22	N6	DQ <sub>A</sub>	58	Internal	Internal
23	P7	DQ <sub>A</sub>	59	Internal	Internal
24	Internal	Internal	60	Internal	Internal
25	Internal	Internal	61	Internal	Internal
26	Internal	Internal	62	Internal	Internal
27	Internal	Internal	63	C2	Α
28	Internal	Internal	64	A2	Α
29	T6	Α	65	E4	CE <sub>1</sub>
30	A3	Α	66	B2	CE <sub>2</sub>
31	C5	Α	67	Internal	Internal
32	B5	Α	68	Internal	Internal
33	A5	Α	69	G3	BW <sub>B</sub>
34	C6	Α	70	L5	BW <sub>A</sub>
35	A6	Α	71	Internal	Internal
36	В6	Α			



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

ğ
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{\mbox{\scriptsize DD}}$ Relative to GND–0.5V to +4.6V
Supply Voltage on $\rm V_{DDQ}$ Relative to GND –0.5V to +V $_{DD}$
DC Voltage Applied to Outputs in Tri-State0.5V to VDDQ + 0.5V
DC Input Voltage0.5V to VDD + 0.5V
Current into Outputs (LOW)20 mA
Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015)
Latch up Current> 200 mA

# **Operating Range**

Range	Ambient V <sub>DD</sub>		V <sub>DDQ</sub>	
Commercial	0°C to +70°C		2.5V – 5% to	
Industrial	–40°C to +85°C	5%/+10%	$V_{DD}$	

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical Single-Bit Upsets	25°C	361	394	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25°C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85°C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

# Electrical Characteristics Over the Operating Range<sup>[14, 15]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power Supply Voltage		3.135	3.6	V
$V_{DDQ}$	I/O Supply Voltage	for 3.3V I/O	3.135	$V_{DD}$	V
		for 2.5V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA	2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA	2.0		V
$V_{OL}$	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA		0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage[14]	for 3.3V I/O	2.0	$V_{DD} + 0.3V$	V
		for 2.5V I/O	1.7	$V_{DD} + 0.3V$	V
$V_{IL}$	Input LOW Voltage[14]	for 3.3V I/O	-0.3	0.8	V
		for 2.5V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_1 \le V_{DDQ}$	<b>-</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μА
		Input = V <sub>DD</sub>		5	μА
	Input Current of ZZ	Input = V <sub>SS</sub>	<b>-</b> 5		μА
		Input = V <sub>DD</sub>		30	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	<b>-</b> 5	5	μА



# $\textbf{Electrical Characteristics} \ \ \text{Over the Operating Range}^{[14,\ 15]} \ \ (\text{continued})$

Parameter	Description	Test Conditions	Min	Max	Unit
-----------	-------------	-----------------	-----	-----	------

<sup>14.</sup> Overshoot:  $V_{IH}(AC) < V_{DD}$  +1.5V (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 15.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# $\textbf{Electrical Characteristics} \ \, \text{Over the Operating Range}^{[14,\ 15]} \ \, \text{(continued)}$

Parameter	Description	Test Condition	ns	Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	4 ns cycle, 250 MHz		250	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz		220	mA
			6 ns cycle, 166 MHz		180	mA
I <sub>SB1</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	4 ns cycle, 250 MHz		130	mA
	Power down	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	5 ns cycle, 200 MHz		120	mA
	Current—TTL Inputs	$f = f_{MAX} = 1/t_{CYC}$	6 ns cycle, 166 MHz		110	mA
I <sub>SB2</sub>	Automatic CE Power down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , f = 0	All speeds		40	mA
I <sub>SB3</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected, or	4 ns cycle, 250 MHz		120	mA
	Power down	$V_{IN} \le 0.3V \text{ or } V_{IN} \ge V_{DDQ} - 0.3V$	5 ns cycle, 200 MHz		110	mA
	Current—CMOS Inputs	$f = f_{MAX} = 1/t_{CYC}$	6 ns cycle, 166 MHz		100	mA
I <sub>SB4</sub>	Automatic CE Power down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All Speeds		40	mA


# Capacitance<sup>[16]</sup>

Parameter	Description	Test Conditions	100 TQFP Max	119 BGA Max	165 FBGA Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 3.3V$	5	5	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>DDQ</sub> = 2.5V	5	7	7	pF

# Thermal Resistance<sup>[16]</sup>

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for	29.41	34.1	16.8	°C/W
$\Theta^{\text{JC}}$		measuring thermal impedance, according to EIA/JESD51.	6.13	14.0	3	°C/W

Figure 5. AC Test Loads and Waveforms



#### Note

<sup>16.</sup> Tested initially and after any design or process change that may affect these parameters.



# Switching Characteristics Over the Operating Range [17, 18]

	Decemention	-250		-2	200	-166		I I m ! 4
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the First Access <sup>[19]</sup>	1		1		1		ms
Clock								
t <sub>CYC</sub>	Clock Cycle Time	4.0		5.0		6.0		ns
t <sub>CH</sub>	Clock HIGH	1.8		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	1.8		2.0		2.4		ns
Output Times	8							
t <sub>CO</sub>	Data Output Valid after CLK Rise		2.8		3.0		3.5	ns
t <sub>DOH</sub>	Data Output Hold after CLK Rise	1.25		1.25		1.25		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	1.25		1.25		1.25		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[20, 21, 22]</sup>	1.25	2.8	1.25	3.0	1.25	3.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		2.8		3.0		3.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[20, 21, 22]</sup>	0		0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[20, 21, 22]</sup>		2.8		3.0		3.5	ns
Set-up Times	3							
t <sub>AS</sub>	Address Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>ADS</sub>	ADSC, ADSP Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>ADVS</sub>	ADV Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>DS</sub>	Data Input Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>CES</sub>	Chip Enable Setup before CLK Rise	1.4		1.5		1.5		ns
Hold Times								
t <sub>AH</sub>	Address Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>ADVH</sub>	ADV Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold after CLK Rise	0.4		0.5		0.5		ns

<sup>17.</sup> Timing reference level is 1.5V when  $V_{\rm DDQ}$  = 3.3V and is 1.25V when  $V_{\rm DDQ}$  = 2.5V. 18. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

<sup>19.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a Read or Write operation can be initiated.


<sup>20.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>DeLZ</sub> and t<sub>DeHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
21. At any given voltage and temperature, t<sub>DeHZ</sub> is less than t<sub>DeLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

<sup>22.</sup> This parameter is sampled and not 100% tested.



# **Switching Waveforms**

Figure 6. Read Cycle Timing<sup>[23]</sup>




#### Note

23. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.



# Switching Waveforms (continued)

Figure 7. Write Cycle  $Timing^{[23, 24]}$ 




#### Note

24. Full width Write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW and  $\overline{\text{BW}}_{X}$  LOW.



# Switching Waveforms (continued)

Figure 8. Read/Write Cycle Timing [23, 25, 26]




#### Notes

<sup>25.</sup> The data bus (Q) remains in high-Z following a Write cycle, unless a new Read access is initiated by ADSP or ADSC. 26. GW is HIGH.



# Switching Waveforms (continued)

Figure 9. ZZ Mode Timing $^{[27,\ 28]}$ 



<sup>27.</sup> Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 28. DQs are in High-Z when exiting ZZ sleep mode.



# **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com">www.cypress.com</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices


**Table 4. Ordering Information** 

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
166	CY7C1360C-166AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free (3 Chip Enable)	Commercial
	CY7C1360C-166AJXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	
	CY7C1362C-166AJXC		(2 Chip Enable)	
	CY7C1360C-166BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1360C-166AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free (3 Chip Enable)	Industrial
	CY7C1360C-166BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
200	CY7C1360C-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1362C-200AXC		(3 Chip Enable)	
	CY7C1360C-200AJXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free (2 Chip Enable)	
	CY7C1360C-200BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	



# **Package Diagrams**

Figure 10. 100-Pin Thin Plastic Quad Flatpack (14X20X1.4 mm)




DETAIL

Α



Figure 11. 119-Ball PBGA (14X22X2.4 mm)









Figure 12. 165-Ball FBGA (13X15X1.4 mm)



51-85180-\*B



# **Document History Page**

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	241690	See ECN	RKF	New data sheet
*A	278130	See ECN	RKF	Changed Boundary Scan order to match the B rev of these devices Changed TQFP pkg to Lead-free TQFP in Ordering Information section Added comment of Lead-free BG and BZ packages availability
*B	248929	See ECN	VBL	Changed ISB1 and ISB3 from DC Characteristics table as follows: ISB1: 225 MHz -> 130 mA, 200 MHz -> 120 mA, 167 MHz -> 110 mA ISB3: 225 MHz -> 120 mA, 200 MHz -> 110 mA, 167 MHz -> 100 mA Changed IDDZZ to 50 mA Added BG and BZ pkg lead-free part numbers to ordering info section
*C	323636	See ECN	PCI	Changed frequency of 225 MHz into 250 MHz Added $t_{CYC}$ of 4.0 ns for 250 MHz Changed $\Theta_{JA}$ and $\Theta_{JC}$ for TQFP Package from 25 and 9 °C/W to 29.41 at 6.13 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for BGA Package from 25 and 6 °C/W to 34.1 and 14.0 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for FBGA Package from 27 and 6 °C/W to 16.8 ar 3.0 °C/W respectively Modified address expansion as per JEDEC Standard Removed comment of Lead-free BG and BZ packages availability
*D	332879	See ECN	PCI	Unshaded 200 and 166 MHz speed bins in the AC/DC Table and Selectic Guide Added Address Expansion pins in the Pin Definition Table Changed Device Width (23:18) for 119-BGA from 000000 to 101000 Added separate row for 165 -FBGA Device Width (23:18) Modified V <sub>OL</sub> , V <sub>OH</sub> test conditions Updated Ordering Information Table
*E	357258	See ECN	PCI	Changed from Preliminary to Final Removed Shading on 250MHz Speed Bin in Selection Guide and AC/DC Table Changed I <sub>SB2</sub> from 30 to 40 mA Updated Ordering Information Table
*F	377095	See ECN	PCI	Modified test condition in note# 16 from V <sub>DDQ</sub> < V <sub>DD</sub> to V <sub>DDQ</sub> ≤ V <sub>DD</sub>
*G	408298	See ECN	RXU	Changed address of Cypress Semiconductor Corporation on Page# 1 fro "3901 North First Street" to "198 Champion Court" Changed three-state to tri-state on page# 9 & page# 10 Modified "Input Load" to "Input Leakage Current except ZZ and MODE" i the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Updated Ordering Information Table
*H	501793	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GNI Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAI AC Switching Characteristics table. Updated the Ordering Information table.
*	2756340	08/26/2009	VKN/AESA	Updated template Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available a modified the disclaimer for the Ordering information.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05540 Rev. \*I

Revised August 25, 2009

Page 33 of 33

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.