

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## HEF4051B

### MSI

8-channel analogue  
multiplexer/demultiplexer

Product specification  
File under Integrated Circuits, IC04

January 1995

8-channel analogue multiplexer/demultiplexer

HEF4051B  
MSI

DESCRIPTION

The HEF4051B is an 8-channel analogue multiplexer/demultiplexer with three address inputs ( $A_0$  to  $A_2$ ), an active LOW enable input ( $\overline{E}$ ), eight independent inputs/outputs ( $Y_0$  to  $Y_7$ ) and a common input/output ( $Z$ ).

The device contains eight bidirectional analogue switches, each with one side connected to an independent input/output ( $Y_0$  to  $Y_7$ )

and the other side connected to a common input/output ( $Z$ ).

With  $\overline{E}$  LOW, one of the eight switches is selected (low impedance ON-state) by  $A_0$  to  $A_2$ . With  $\overline{E}$  HIGH, all switches are in the high impedance OFF-state, independent of  $A_0$  to  $A_2$ .

$V_{DD}$  and  $V_{SS}$  are the supply voltage connections for the digital control inputs ( $A_0$  to  $A_2$ , and  $\overline{E}$ ). The  $V_{DD}$  to  $V_{SS}$  range is 3 to 15 V.

The analogue inputs/outputs ( $Y_0$  to  $Y_7$ , and  $Z$ ) can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD}-V_{EE}$  may not exceed 15 V.

For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

- HEF4051BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4051BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4051BT(D): 16-lead SO; plastic (SOT109-1)
- ( ): Package Designator North America

PINNING


- $Y_0$  to  $Y_7$  independent inputs/outputs
- $A_0$  to  $A_2$  address inputs
- $\overline{E}$  enable input (active LOW)
- $Z$  common input/output

FAMILY DATA,  $I_{DD}$  LIMITS category MSI

See Family Specifications.

8-channel analogue multiplexer/demultiplexer

HEF4051B  
MSI



FUNCTION TABLE

| INPUTS    |       |       |       | CHANNEL<br>ON |
|-----------|-------|-------|-------|---------------|
| $\bar{E}$ | $A_2$ | $A_1$ | $A_0$ |               |
| L         | L     | L     | L     | $Y_0-Z$       |
| L         | L     | L     | H     | $Y_1-Z$       |
| L         | L     | H     | L     | $Y_2-Z$       |
| L         | L     | H     | H     | $Y_3-Z$       |
| L         | H     | L     | L     | $Y_4-Z$       |
| L         | H     | L     | H     | $Y_5-Z$       |
| L         | H     | H     | L     | $Y_6-Z$       |
| L         | H     | H     | H     | $Y_7-Z$       |
| H         | X     | X     | X     | none          |

Notes

- 1. H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)  
X = state is immaterial

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (with reference to  $V_{DD}$ )  $V_{EE}$  -18 to + 0,5 V

Note

- 1. To avoid drawing  $V_{DD}$  current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the bidirectional switch must not exceed 0,4 V. If the switch current flows into terminal Z, no  $V_{DD}$  current will flow out of terminals Y, in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed  $V_{DD}$  or  $V_{EE}$ .

## 8-channel analogue multiplexer/demultiplexer


HEF4051B  
MSI

Fig.4 Logic diagram.


8-channel analogue multiplexer/demultiplexer

HEF4051B  
MSI

DC CHARACTERISTICS



T<sub>amb</sub> = 25 °C

|                                                   | $V_{DD}-V_{EE}$<br>V | SYMBOL          | TYP. | MAX. |          | CONDITIONS                                   |
|---------------------------------------------------|----------------------|-----------------|------|------|----------|----------------------------------------------|
| ON resistance                                     | 5                    | $R_{ON}$        | 350  | 2500 | $\Omega$ | $V_{is} = 0$ to $V_{DD}-V_{EE}$<br>see Fig.6 |
|                                                   | 10                   |                 | 80   | 245  | $\Omega$ |                                              |
|                                                   | 15                   |                 | 60   | 175  | $\Omega$ |                                              |
| ON resistance                                     | 5                    | $R_{ON}$        | 115  | 340  | $\Omega$ | $V_{is} = 0$<br>see Fig.6                    |
|                                                   | 10                   |                 | 50   | 160  | $\Omega$ |                                              |
|                                                   | 15                   |                 | 40   | 115  | $\Omega$ |                                              |
| ON resistance                                     | 5                    | $R_{ON}$        | 120  | 365  | $\Omega$ | $V_{is} = V_{DD}-V_{EE}$<br>see Fig.6        |
|                                                   | 10                   |                 | 65   | 200  | $\Omega$ |                                              |
|                                                   | 15                   |                 | 50   | 155  | $\Omega$ |                                              |
| 'Δ' ON resistance<br>between any two<br>channels  | 5                    | $\Delta R_{ON}$ | 25   | —    | $\Omega$ | $V_{is} = 0$ to $V_{DD}-V_{EE}$<br>see Fig.6 |
|                                                   | 10                   |                 | 10   | —    | $\Omega$ |                                              |
|                                                   | 15                   |                 | 5    | —    | $\Omega$ |                                              |
| OFF-state leakage<br>current, all<br>channels OFF | 5                    | $I_{OZZ}$       | —    | —    | nA       | $\bar{E}$ at $V_{DD}$<br>$V_{SS} = V_{EE}$   |
|                                                   | 10                   |                 | —    | —    | nA       |                                              |
|                                                   | 15                   |                 | —    | 1000 | nA       |                                              |
| OFF-state leakage<br>current, any<br>channel      | 5                    | $I_{OZY}$       | —    | —    | nA       | $\bar{E}$ at $V_{SS}$<br>$V_{SS} = V_{EE}$   |
|                                                   | 10                   |                 | —    | —    | nA       |                                              |
|                                                   | 15                   |                 | —    | 200  | nA       |                                              |



8-channel analogue multiplexer/demultiplexer

HEF4051B  
MSI



## 8-channel analogue multiplexer/demultiplexer

HEF4051B  
MSI**AC CHARACTERISTICS** $V_{EE} = V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; input transition times  $\leq 20\text{ ns}$ 

|                                           | $V_{DD}$<br>V | TYPICAL FORMULA FOR P ( $\mu\text{W}$ )                                                                                                       |                                                                                                                                                                        |
|-------------------------------------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dynamic power dissipation per package (P) | 5<br>10<br>15 | $1\,000 f_i + \sum(f_o C_L) \times V_{DD}^2$<br>$5\,500 f_i + \sum(f_o C_L) \times V_{DD}^2$<br>$15\,000 f_i + \sum(f_o C_L) \times V_{DD}^2$ | where<br>$f_i$ = input freq. (MHz)<br>$f_o$ = output freq. (MHz)<br>$C_L$ = load capacitance (pF)<br>$\sum(f_o C_L)$ = sum of outputs<br>$V_{DD}$ = supply voltage (V) |

**AC CHARACTERISTICS** $V_{EE} = V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; input transition times  $\leq 20\text{ ns}$ 

|                              | $V_{DD}$<br>V | SYMBOL    | TYP. | MAX. |    |
|------------------------------|---------------|-----------|------|------|----|
| Propagation delays           |               |           |      |      |    |
| $V_{is} \rightarrow V_{os}$  | 5             |           | 15   | 30   | ns |
| HIGH to LOW                  | 10            | $t_{PHL}$ | 5    | 10   | ns |
|                              | 15            |           | 5    | 10   | ns |
| LOW to HIGH                  | 5             | $t_{PLH}$ | 15   | 30   | ns |
|                              | 10            |           | 5    | 10   | ns |
|                              | 15            |           | 5    | 10   | ns |
| $A_n \rightarrow V_{os}$     | 5             |           | 150  | 300  | ns |
| HIGH to LOW                  | 10            | $t_{PHL}$ | 60   | 120  | ns |
|                              | 15            |           | 45   | 90   | ns |
| LOW to HIGH                  | 5             | $t_{PLH}$ | 150  | 300  | ns |
|                              | 10            |           | 65   | 130  | ns |
|                              | 15            |           | 45   | 90   | ns |
| Output disable times         |               |           |      |      |    |
| $\bar{E} \rightarrow V_{os}$ | 5             |           | 120  | 240  | ns |
| HIGH                         | 10            | $t_{PHZ}$ | 90   | 180  | ns |
|                              | 15            |           | 85   | 170  | ns |
| LOW                          | 5             | $t_{PLZ}$ | 145  | 290  | ns |
|                              | 10            |           | 120  | 240  | ns |
|                              | 15            |           | 115  | 230  | ns |
| Output enable times          |               |           |      |      |    |
| $\bar{E} \rightarrow V_{os}$ | 5             |           | 140  | 280  | ns |
| HIGH                         | 10            | $t_{PZH}$ | 55   | 110  | ns |
|                              | 15            |           | 40   | 80   | ns |
| LOW                          | 5             | $t_{PZL}$ | 140  | 280  | ns |
|                              | 10            |           | 55   | 110  | ns |
|                              | 15            |           | 40   | 80   | ns |

## 8-channel analogue multiplexer/demultiplexer

HEF4051B  
MSI

|                                              | V <sub>DD</sub><br>V | SYMBOL | TYP.                 | MAX.              |        |
|----------------------------------------------|----------------------|--------|----------------------|-------------------|--------|
| Distortion, sine-wave response               | 5<br>10<br>15        |        | 0,25<br>0,04<br>0,04 | %<br>%<br>%       | note 4 |
| Crosstalk between any two channels           | 5<br>10<br>15        |        | —<br>1<br>—          | MHz<br>MHz<br>MHz | note 5 |
| Crosstalk; enable or address input to output | 5<br>10<br>15        |        | —<br>50<br>—         | mV<br>mV<br>mV    | note 6 |
| OFF-state feed-through                       | 5<br>10<br>15        |        | —<br>1<br>—          | MHz<br>MHz<br>MHz | note 7 |
| ON-state frequency response                  | 5<br>10<br>15        |        | 13<br>40<br>70       | MHz<br>MHz<br>MHz | note 8 |




## Notes

V<sub>is</sub> is the input voltage at a Y or Z terminal, whichever is assigned as input.

V<sub>os</sub> is the output voltage at a Y or Z terminal, whichever is assigned as output.

1. R<sub>L</sub> = 10 kΩ to V<sub>EE</sub>; C<sub>L</sub> = 50 pF to V<sub>EE</sub>;  $\bar{E}$  = V<sub>SS</sub>; V<sub>is</sub> = V<sub>DD</sub> (square-wave); see Fig.8.
2. R<sub>L</sub> = 10 kΩ; C<sub>L</sub> = 50 pF to V<sub>EE</sub>;  $\bar{E}$  = V<sub>SS</sub>; A<sub>n</sub> = V<sub>DD</sub> (square-wave); V<sub>is</sub> = V<sub>DD</sub> and R<sub>L</sub> to V<sub>EE</sub> for t<sub>PLH</sub>; V<sub>is</sub> = V<sub>EE</sub> and R<sub>L</sub> to V<sub>DD</sub> for t<sub>PHL</sub>; see Fig.8.
3. R<sub>L</sub> = 10 kΩ; C<sub>L</sub> = 50 pF to V<sub>EE</sub>;  $\bar{E}$  = V<sub>DD</sub> (square-wave);  
V<sub>is</sub> = V<sub>DD</sub> and R<sub>L</sub> to V<sub>EE</sub> for t<sub>PHZ</sub> and t<sub>PZH</sub>;  
V<sub>is</sub> = V<sub>EE</sub> and R<sub>L</sub> to V<sub>DD</sub> for t<sub>PLZ</sub> and t<sub>PZL</sub>; see Fig.8.
4. R<sub>L</sub> = 10 kΩ; C<sub>L</sub> = 15 pF; channel ON; V<sub>is</sub> = 1/2 V<sub>DD</sub> (p-p) (sine-wave, symmetrical about 1/2 V<sub>DD</sub>);  
f<sub>is</sub> = 1 kHz; see Fig.9.
5. R<sub>L</sub> = 1 kΩ; V<sub>is</sub> = 1/2 V<sub>DD</sub> (p-p) (sine-wave, symmetrical about 1/2 V<sub>DD</sub>);  
 $20 \log \frac{V_{os}}{V_{is}} = -50 \text{ dB}$ ; see Fig. 10.
6. R<sub>L</sub> = 10 kΩ to V<sub>EE</sub>; C<sub>L</sub> = 15 pF to V<sub>EE</sub>;  $\bar{E}$  or A<sub>n</sub> = V<sub>DD</sub> (square-wave); crosstalk is |V<sub>os</sub>| (peak value); see Fig.8.
7. R<sub>L</sub> = 1 kΩ; C<sub>L</sub> = 5 pF; channel OFF; V<sub>is</sub> = 1/2 V<sub>DD</sub> (p-p) (sine-wave, symmetrical about 1/2 V<sub>DD</sub>);  
 $20 \log \frac{V_{os}}{V_{is}} = -50 \text{ dB}$ ; see Fig. 9.
8. R<sub>L</sub> = 1 kΩ; C<sub>L</sub> = 5 pF; channel ON; V<sub>is</sub> = 1/2 V<sub>DD</sub> (p-p) (sine-wave, symmetrical about 1/2 V<sub>DD</sub>);  
 $20 \log \frac{V_{os}}{V_{is}} = -3 \text{ dB}$ ; see Fig. 9.

## 8-channel analogue multiplexer/demultiplexer

HEF4051B  
MSI

## APPLICATION INFORMATION

Some examples of applications for the HEF4051B are:

- Analogue multiplexing and demultiplexing.
- Digital multiplexing and demultiplexing.
- Signal gating.

## NOTE

If break before make is needed, then it is necessary to use the enable input.