

32K/64K × 16 Dual-Port Static RAM

Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 32K × 16 organization (CY7C027)
- 64K × 16 organization (CY7C028)
- 0.35 micron CMOS for optimum speed and power
- High speed access: 15 and 20 ns
- Low operating power
- Active: $I_{CC} = 180$ mA (typical)
- Standby: $I_{SB3} = 0.05$ mA (typical)
- Fully asynchronous operation
- Automatic power down
- Expandable data bus to 32 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- \overline{INT} flags for port-to-port communication
- Separate upper-byte and lower-byte control
- Dual chip enables
- Pin select for Master or Slave
- Commercial and industrial temperature ranges
- Available in 100-pin TQFP
- Pb-free packages available

Functional Description

The CY7C027 and CY7C028 are low power CMOS 32K, 64K × 16 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual-port static RAMs or multiple devices can be combined to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor and multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: dual chip enables (\overline{CE}_0 and \overline{CE}_1), read or write enable (R/W), and output enable (\overline{OE}). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by the chip enable pins.


The CY7C027 and CY7C028 are available in 100-pin Thin Quad Flat pack (TQFP) packages.

For a complete list of related documentation, [click here](#).

Selection Guide

Parameter	CY7C027/CY7C028 -15	CY7C027/CY7C028 -20	Unit
Maximum Access Time	15	20	ns
Typical Operating Current	190	180	mA
Typical Standby Current for I_{SB1} (Both ports TTL level)	50	45	mA
Typical Standby Current for I_{SB3} (Both ports CMOS level)	0.05	0.05	mA

Logic Block Diagram



Notes

1. $I/O_8-I/O_{15}$ for $\times 16$ devices
2. $I/O_0-I/O_7$ for $\times 16$ devices
3. A_0-A_{14} for 32K; A_0-A_{15} for 64K devices.
4. $BUSY$ is an output in master mode and an input in slave mode.

Contents

Pin Configurations	4	Semaphore Operation	17
Pin Definitions	5	Ordering Information	19
Maximum Ratings	6	32K × 16 Asynchronous Dual-Port SRAM	19
Operating Range	6	64K × 16 Asynchronous Dual-Port SRAM	19
Electrical Characteristics	6	Ordering Code Definitions	19
Capacitance	7	Package Diagram	20
AC Test Loads and Waveforms	7	Acronyms	21
Data Retention Mode	7	Document Conventions	21
Timing	7	Units of Measure	21
Switching Characteristics	8	Document History Page	22
Switching Waveforms	10	Sales, Solutions, and Legal Information	24
Architecture	16	Worldwide Sales and Design Support	24
Functional Overview	16	Products	24
Write Operation	16	PSoC® Solutions	24
Read Operation	16	Cypress Developer Community	24
Interrupts	17	Technical Support	24
Busy	17		
Master/Slave	17		

Pin Definitions

Left Port	Right Port	Description
$\overline{CE}_{0L}, CE_{1L}$	$\overline{CE}_{0R}, CE_{1R}$	Chip Enable (\overline{CE} is LOW when $\overline{CE}_0 \leq V_{IL}$ and $CE_1 \geq V_{IH}$)
R/W_L	R/W_R	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
$A_{0L}-A_{15L}$	$A_{0R}-A_{15R}$	Address (A_0-A_{14} for 32K; A_0-A_{15} for 64K devices)
$I/O_{0L}-I/O_{15L}$	$I/O_{0R}-I/O_{15R}$	Data Bus Input/Output ($I/O_0-I/O_{15}$ for $\times 16$ devices)
SEM_L	SEM_R	Semaphore Enable
\overline{UB}_L	\overline{UB}_R	Upper Byte Select ($I/O_8-I/O_{15}$ for $\times 16$ devices)
\overline{LB}_L	\overline{LB}_R	Lower Byte Select ($I/O_0-I/O_7$ for $\times 16$ devices)
\overline{INT}_L	\overline{INT}_R	Interrupt Flag
$BUSY_L$	$BUSY_R$	Busy Flag
M/\overline{S}		Master or Slave Select
V_{CC}		Power
GND		Ground
NC		No Connect

Maximum Ratings

Exceeding maximum ratings ^[6] may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature -65 °C to +150 °C

Ambient Temperature
with Power Applied -55 °C to +125 °C

Supply Voltage to Ground Potential -0.3 V to +7.0 V

DC Voltage Applied to Outputs
in High Z State -0.5 V to +7.0 V DC

Input Voltage ^[7] -0.5 V to +7.0 V

Output Current into Outputs (LOW) 20 mA

Static Discharge Voltage > 1100V

Latch-Up Current > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	-40 °C to +85 °C	5 V ± 10%

Electrical Characteristics

Over the Operating Range

Symbol	Parameter		CY7C027/CY7C028						Unit
			-15			-20			
			Min	Typ	Max	Min	Typ	Max	
V _{OH}	Output HIGH Voltage (V _{CC} = Min, I _{OH} = −4.0 mA)		2.4	—	—	2.4	—	—	V
V _{OL}	Output LOW Voltage (V _{CC} = Min, I _{OH} = +4.0 mA)		—		0.4	—		0.4	V
V _{IH}	Input HIGH Voltage		2.2		—	2.2		—	V
V _{IL}	Input LOW Voltage		—		0.8	—		0.8	V
I _{OZ}	Output Leakage Current		−10		10	−10		10	μA
I _{CC}	Operating Current (V _{CC} = Max, I _{OUT} = 0 mA) Outputs Disabled	Commercial	—	190	280	—	180	265	mA
		Industrial		—			305	290	mA
I _{SB1}	Commercial	50		70	45		65	mA	
	Industrial	—		60	80		mA		
I _{SB2}	Commercial	120		180	110		160	mA	
	Industrial	—		125	175		mA		
I _{SB3}	Commercial	0.05		0.5	0.05		0.5	mA	
	Industrial	—		0.05	0.5		mA		
I _{SB4}	Commercial	110		160	100		140	mA	
	Industrial	—		115	155		mA		

Notes

6. The voltage on any input or I/O pin cannot exceed the power pin during power up.

7. Pulse width < 20 ns.


8. f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3}.

Capacitance


Parameter ^[9]	Description	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 5.0\text{ V}$	10	pF
C_{OUT}	Output Capacitance		10	pF

AC Test Loads and Waveforms


Figure 2. AC Test Loads and Waveforms




(a) Normal Load (Load 1)



(b) Thévenin Equivalent (Load 1)



(c) Three-State Delay (Load 2)
 (Used for t_{CKLZ} , t_{OLZ} , & t_{OHZ} including scope and jig)



Data Retention Mode

The CY7C027 and CY7C028 are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. Chip enable (\overline{CE}) must be held HIGH during data retention, within V_{CC} to $V_{CC} - 0.2\text{ V}$.
2. \overline{CE} must be kept between $V_{CC} - 0.2\text{ V}$ and 70% of V_{CC} during the power up and power down transitions.
3. The RAM can begin operation $> t_{RC}$ after V_{CC} reaches the minimum operating voltage (4.5 V).

Timing




Figure 3. Timing

Parameter	Test Conditions ^[10]	Max	Unit
$I_{CC_{DR1}}$	At $V_{CC_{DR}} = 2\text{ V}$	1.5	mA

Notes

9. Tested initially and after any design or process changes that may affect these parameters.
10. $CE = V_{CC}$, $V_{IN} = \text{GND to } V_{CC}$, $T_A = 25^\circ\text{C}$. This parameter is guaranteed but not tested.

Switching Characteristics

Over the Operating Range

Parameter ^[11]	Description	CY7C027/CY7C028				Unit
		-15		-20		
		Min	Max	Min	Max	
Read Cycle						
t _{RC}	Read Cycle Time	15	–	20	–	ns
t _{AA}	Address to Data Valid	–	15	–	20	ns
t _{OHA}	Output Hold From Address Change	3	–	3	–	ns
t _{ACE} ^[12]	\overline{CE} LOW to Data Valid	–	15	–	20	ns
t _{DOE}	\overline{OE} LOW to Data Valid	–	10	–	12	ns
t _{LZOE} ^[13, 14, 15]	\overline{OE} LOW to Low Z	3	–	3	–	ns
t _{HZOE} ^[13, 14, 15]	\overline{OE} HIGH to High Z	–	10	–	12	ns
t _{LZCE} ^[13, 14, 15]	\overline{CE} LOW to Low Z	3	–	3	–	ns
t _{HZCE} ^[13, 14, 15]	\overline{CE} HIGH to High Z	–	10	–	12	ns
t _{PU} ^[15]	\overline{CE} LOW to Power Up	0	–	0	–	ns
t _{PD} ^[15]	\overline{CE} HIGH to Power Down	–	15	–	20	ns
t _{ABE} ^[12]	Byte Enable Access Time	–	15	–	20	ns
Write Cycle						
t _{WC}	Write Cycle Time	15	–	20	–	ns
t _{SCE} ^[12]	\overline{CE} LOW to Write End	12	–	15	–	ns
t _{AW}	Address Valid to Write End	12	–	15	–	ns
t _{HA}	Address Hold From Write End	0	–	0	–	ns
t _{SA} ^[12]	Address Setup to Write Start	0	–	0	–	ns
t _{PWE}	Write Pulse Width	12	–	15	–	ns
t _{SD}	Data Setup to Write End	10	–	15	–	ns
t _{HD}	Data Hold From Write End	0	–	0	–	ns
t _{HZWE} ^[14, 15]	R/ \overline{W} LOW to High Z	–	10	–	12	ns
t _{LZWE} ^[14, 15]	R/ \overline{W} HIGH to Low Z	3	–	3	–	ns
t _{WDD} ^[16]	Write Pulse to Data Delay	–	30	–	45	ns
t _{DDD} ^[16]	Write Data Valid to Read Data Valid	–	25	–	30	ns

Notes

11. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
12. To access RAM, $\overline{CE} = L$, $\overline{UB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{SCE} time.
13. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE} .
14. Test conditions used are Load 2.
15. This parameter is guaranteed by design, but it is not production tested.
16. For information on port-to-port delay through RAM cells from writing port to reading port, refer to [Figure 11 on page 13](#).

Switching Characteristics (continued)

Over the Operating Range

Parameter ^[11]	Description	CY7C027/CY7C028				Unit
		-15		-20		
		Min	Max	Min	Max	
Busy Timing ^[17]						
t _{BLA}	BUSY LOW from Address Match	–	15	–	20	ns
t _{BHA}	BUSY HIGH from Address Mismatch	–	15	–	20	ns
t _{BLC}	BUSY LOW from \overline{CE} LOW	–	15	–	20	ns
t _{BHC}	BUSY HIGH from \overline{CE} HIGH	–	15	–	17	ns
t _{PS}	Port Setup for Priority	5	–	5	–	ns
t _{WB}	R/ \overline{W} HIGH after \overline{BUSY} (Slave)	0	–	0	–	ns
t _{WH}	R/ \overline{W} HIGH after \overline{BUSY} HIGH (Slave)	13	–	15	–	ns
t _{BDD} ^[18]	BUSY HIGH to Data Valid	–	15	–	20	ns
Interrupt Timing ^[17]						
t _{INS}	\overline{INT} Set Time	–	15	–	20	ns
t _{INR}	\overline{INT} Reset Time	–	15	–	20	ns
Semaphore Timing						
t _{SOP}	SEM Flag Update Pulse (\overline{OE} or \overline{SEM})	10	–	10	–	ns
t _{SWRD}	SEM Flag Write to Read Time	5	–	5	–	ns
t _{SPS}	SEM Flag Contention Window	5	–	5	–	ns
t _{SAA}	SEM Address Access Time	–	15	–	20	ns

Notes

17. Test conditions used are Load 1.

18. t_{BDD} is a calculated parameter and is the greater of t_{WDD}–t_{PWE} (actual) or t_{DDD}–t_{SD} (actual).

Switching Waveforms

Figure 4. Read Cycle No. 1 (Either Port Address Access) [19, 20, 21]




Figure 5. Read Cycle No. 2 (Either Port $\overline{\text{CE}}/\overline{\text{OE}}$ Access) [19, 22, 23]





Figure 6. Read Cycle No. 3 (Either Port) [19, 21, 22, 23]



Notes

19. $\overline{\text{R}}/\overline{\text{W}}$ is HIGH for read cycles.
20. Device is continuously selected $\overline{\text{CE}} = \text{V}_{\text{IL}}$ and $\overline{\text{UB}}$ or $\overline{\text{LB}} = \text{V}_{\text{IL}}$. This waveform cannot be used for semaphore reads.
21. $\overline{\text{OE}} = \text{V}_{\text{IL}}$.
22. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
23. To access RAM, $\overline{\text{CE}} = \text{V}_{\text{IL}}$, $\overline{\text{UB}}$ or $\overline{\text{LB}} = \text{V}_{\text{IL}}$, $\overline{\text{SEM}} = \text{V}_{\text{IH}}$. To access semaphore, $\overline{\text{CE}} = \text{V}_{\text{IH}}$, $\overline{\text{SEM}} = \text{V}_{\text{IL}}$.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (R/W Controlled Timing) [24, 25, 26, 27]





Figure 8. Write Cycle No. 2 (CE Controlled Timing) [24, 25, 26, 31, 32]



Notes

24. R/W must be HIGH during all address transitions.
25. A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW \overline{CE} or \overline{SEM} and a LOW \overline{UB} or \overline{LB} .
26. t_{HA} is measured from the earlier of CE or R/W or (\overline{SEM} or R/W) going HIGH at the end of write cycle.
27. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or ($t_{HZWE} + t_{SD}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD} . If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{PWE} .
28. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$.
29. To access upper byte, $\overline{CE} = V_{IL}$, $\overline{UB} = V_{IL}$, $\overline{SEM} = V_{IH}$.
To access lower byte, $\overline{CE} = V_{IL}$, $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$.
30. Transition is measured ± 500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.
31. During this period, the I/O pins are in the output state, and input signals must not be applied.
32. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high impedance state.

Switching Waveforms (continued)

Figure 9. Semaphore Read After Write Timing, Either Side [33]





Figure 10. Timing Diagram of Semaphore Contention [34, 35, 36]



Notes

33. \overline{CE} = HIGH for the duration of the above timing (both write and read cycle).

34. $I/O_{0R} = I/O_{0L} = \text{LOW}$ (request semaphore); $\overline{CE}_R = \overline{CE}_L = \text{HIGH}$.

35. Semaphores are reset (available to both ports) at cycle start.

36. If t_{SPS} is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.

Switching Waveforms (continued)

Figure 11. Timing Diagram of Read with $\overline{\text{BUSY}}$ ($\overline{\text{M}}/\overline{\text{S}} = \text{HIGH}$) ^[37]





Figure 12. Write Timing with Busy Input ($\overline{\text{M}}/\overline{\text{S}} = \text{LOW}$)




Note
 37. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{LOW}$.

Switching Waveforms (continued)

Figure 13. Busy Timing Diagram No.1 (\overline{CE} Arbitration) [38]

\overline{CE}_L Valid First:



\overline{CE}_R Valid First:






Figure 14. Busy Timing Diagram No. 2 (Address Arbitration) [38]

Left Address Valid First:



Right Address Valid First:




Note

38. If t_{PS} is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side \overline{BUSY} is asserted.

Switching Waveforms (continued)

Figure 15. Interrupt Timing Diagrams





Notes

39. t_{HA} depends on which enable pin ($\overline{\text{CE}}_L$ or $\overline{\text{R}}/\overline{\text{W}}_L$) is deasserted first.
 40. t_{INS} or t_{INR} depends on which enable pin ($\overline{\text{CE}}_L$ or $\overline{\text{R}}/\overline{\text{W}}_L$) is asserted last.

Architecture

The CY7C027 and CY7C028 consist of an array of 32K and 64K words of 16 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be used for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

Table 1. Non-Contending Read/Write

Inputs						Outputs		Operation
CE	R/W	OE	UB	LB	SEM	I/O ₈ –I/O ₁₅	I/O ₀ –I/O ₇	
H	X	X	X	X	H	High Z	High Z	Deselected: Power Down
X	X	X	H	H	H	High Z	High Z	Deselected: Power Down
L	L	X	L	H	H	Data In	High Z	Write to Upper Byte Only
L	L	X	H	L	H	High Z	Data In	Write to Lower Byte Only
L	L	X	L	L	H	Data In	Data In	Write to Both Bytes
L	H	L	L	H	H	Data Out	High Z	Read Upper Byte Only
L	H	L	H	L	H	High Z	Data Out	Read Lower Byte Only
L	H	L	L	L	H	Data Out	Data Out	Read Both Bytes
X	X	H	X	X	X	High Z	High Z	Outputs Disabled
H	H	L	X	X	L	Data Out	Data Out	Read Data in Semaphore Flag
X	H	L	H	H	L	Data Out	Data Out	Read Data in Semaphore Flag
H		X	X	X	L	Data In	Data In	Write D _{IN0} into Semaphore Flag
X		X	H	H	L	Data In	Data In	Write D _{IN0} into Semaphore Flag
L	X	X	L	X	L			Not Allowed
L	X	X	X	L	L			Not Allowed

Read Operation

When reading the device, the user must assert both the $\overline{\text{OE}}$ and CE pins. Data is available t_{ACE} after CE or t_{DOE} after OE is

Functional Overview

Write Operation

Data must be set up for a duration of t_{SD} before the rising edge of R/W to guarantee a valid write. A write operation is controlled by either the R/W pin (see Figure 7 on page 11) or the CE pin (see Figure 8 on page 11). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port t_{DD} after the data is presented on the other port.

asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and OE must also be asserted.

Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF for the CY7C027, FFFF for the CY7C028) is the mailbox for the right port and the second-highest memory location (7FFE for the CY7C027, FFFE for the CY7C028) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy is summarized in [Table 2](#).

Table 2. Interrupt Operation Example (assumes $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = \text{HIGH}$) ^[41]

Function	Left Port					Right Port				
	R/W _L	CE _L	OE _L	A _{0L-14L}	INT _L	R/W _R	CE _R	OE _R	A _{0R-14R}	INT _R
Set Right $\overline{\text{INT}}_R$ Flag	L	L	X	7FFF	X	X	X	X	X	L ^[42]
Reset Right $\overline{\text{INT}}_R$ Flag	X	X	X	X	X	X	L	L	7FFF	H ^[43]
Set Left $\overline{\text{INT}}_L$ Flag	X	X	X	X	L ^[43]	L	L	X	7FFE	X
Reset Left $\overline{\text{INT}}_L$ Flag	X	L	L	7FFE	H ^[42]	X	X	X	X	X

Busy

The CY7C027 and CY7C028 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CE_s are asserted and an address match occurs within t_{PS} of each other, the busy logic determines which port has access. If t_{PS} is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. BUSY is asserted t_{BLA} after an address match or t_{BLC} after CE is taken LOW.

Master/Slave

A M/ $\overline{\text{S}}$ pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t_{BLC} or t_{BLA}), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/ $\overline{\text{S}}$ pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7C027 and CY7C028 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value is available t_{SWRD} + t_{DOE} after the rising

edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting $\overline{\text{SEM}}$ LOW. The $\overline{\text{SEM}}$ pin functions as a chip select for the semaphore latches (CE must remain HIGH during $\overline{\text{SEM}}$ LOW). A₀₋₂ represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O₀ is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. [Table 3](#) shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within t_{SPS} of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.

Notes


41. A_{0L-15L} and A_{0R-15R}: FFFF/FFFE for the CY7C028.

42. If $\overline{\text{BUSY}}_L = \text{L}$, then no change.

43. If $\overline{\text{BUSY}}_R = \text{L}$, then no change.


Table 3. Semaphore Operation Example

Function	I/O ₀ –I/O ₁₅ Left	I/O ₀ –I/O ₁₅ Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free




Package Diagram

Figure 16. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048




NOTE:

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
3. DIMENSIONS IN MILLIMETERS



NOTE: PKG. CAN HAVE



51-85048 *J

Acronyms

Acronym	Description
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt

Document History Page

Document Title: CY7C027/CY7C028, 32K/64K × 16 Dual-Port Static RAM Document Number: 38-06042				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	110190	SZV	09/29/2001	Change from Spec number: 38-00666 to 38-06042
*A	122292	RBI	12/27/2002	Updated Maximum Ratings : Added Note 6 and referred the same note in “maximum ratings”.
*B	236765	YDT	6/23/2004	Updated Features (Removed cross information from this section).
*C	377454	PCX	06/13/2005	Updated Ordering Information (Added Pb-free Logo, added Pb-free parts to ordering information namely CY7C027-20AXC, CY7C028-12AXC, CY7C028-15AXC, CY7C028-15AI, CY7C028-15AXI).
*D	2623540	VKN / PYRS	12/17/2008	Updated Ordering Information (Added CY7C027-15AXI in the Ordering information table).
*E	2897217	RAME	03/22/2010	Updated Ordering Information (Updated part numbers). Updated Package Diagram .
*F	3111417	ADMU	12/15/2010	Added Ordering Code Definitions under Ordering Information .
*G	3352028	ADMU	08/23/2011	Updated Features (Removed CY7C037/CY7C038 related information and also removed -12 speed bin related information). Updated Functional Description (Removed CY7C037/CY7C038 related information). Updated Pin Configurations (Removed CY7C037/CY7C038 related information). Updated Selection Guide (Removed CY7C037/CY7C038 related information and also removed -12 speed bin related information). Updated Electrical Characteristics (Removed CY7C037/CY7C038 related information and also removed -12 speed bin related information). Updated AC Test Loads and Waveforms (Removed -12 speed bin related information). Updated Switching Characteristics (Removed CY7C037/CY7C038 related information and also removed -12 speed bin related information). Updated Package Diagram . Added Acronyms and Units of Measure . Updated to new template.
*H	3721632	ADMU	08/23/2012	Updated Operating Range (Removed the Note “Industrial parts are available in CY7C028 only.” and its reference). Updated Electrical Characteristics (Removed the Note “Industrial parts are available in CY7C028 only.” and its reference). Updated Ordering Information (Updated part numbers). Updated Package Diagram (spec 51-85048 (Changed revision from *E to *G)).
*I	3846315	SMCH	12/19/2012	Updated Ordering Information (Updated part numbers).
*J	4106180	SMCH	08/28/2013	Updated Pin Configurations : Updated Figure 1 (Removed overline on “R” in “CE1R” in pin 63). Updated Package Diagram : spec 51-85048 – Changed revision from *G to *H. Updated to new template. Completing Sunset Review.
*K	4580622	SMCH	11/26/2014	Updated Functional Description : Added “For a complete list of related documentation, click here .” at the end. Updated Package Diagram : spec 51-85048 – Changed revision from *H to *I.
*L	5436673	NILE	09/14/2016	Updated Package Diagram : spec 51-85048 – Changed revision from *I to *J. Updated to new template. Completing Sunset Review.

Document History Page (continued)

Document Title: CY7C027/CY7C028, 32K/64K × 16 Dual-Port Static RAM Document Number: 38-06042				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*M	5840744	NILE	08/01/2017	Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2001–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.