

# 32K/64K × 16 Dual-Port Static RAM

#### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 32K × 16 organization (CY7C027)
- 64K × 16 organization (CY7C028)
- 0.35 micron CMOS for optimum speed and power
- High speed access: 15 and 20 ns
- Low operating power
- Active: I<sub>CC</sub> = 180 mA (typical)
- Standby: I<sub>SB3</sub> = 0.05 mA (typical)
- Fully asynchronous operation
- Automatic power down
- Expandable data bus to 32 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flags for port-to-port communication
- Separate upper-byte and lower-byte control
- Dual chip enables
- Pin select for Master or Slave
- Commercial and industrial temperature ranges
- Available in 100-pin TQFP
- Pb-free packages available

## **Functional Description**

The CY7C027 and CY7C028 are low power CMOS 32K, 64K × 16 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual-port static RAMs or multiple devices can be combined to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor and multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control  $\underline{pins}$ : dual chip enables  $(\overline{CE}_0)$  and  $CE_1$ ), read or write enable (R/W), and output enable (OE). Two flags are provided on each port (BUSY) and  $\overline{INT}$ ). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag  $(\overline{INT})$  permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by the chip enable pins.

The CY7C027 and CY7C028 are available in 100-pin Thin Quad Flat pack (TQFP) packages.


For a complete list of related documentation, click here.

## **Selection Guide**

Parameter	CY7C027/CY7C028 -15	CY7C027/CY7C028 -20	Unit
Maximum Access Time	15	20	ns
Typical Operating Current	190	180	mA
Typical Standby Current for I <sub>SB1</sub> (Both ports TTL level)	50	45	mA
Typical Standby Current for I <sub>SB3</sub> (Both ports CMOS level)	0.05	0.05	mA

Cypress Semiconductor Corporation
Document Number: 38-06042 Rev. \*M





- 1. I/O<sub>8</sub>-I/O<sub>15</sub> for × 16 devices
  2. I/O<sub>0</sub>-I/O<sub>7</sub> for × 16 devices
  3. A<sub>0</sub>-A<sub>14</sub> for 32K; A<sub>0</sub>-A<sub>15</sub> for 64K devices.
  4. BUSY is an output in master mode and an input in slave mode.



## **Contents**


Pin Configurations	4
Pin Definitions	5
Maximum Ratings	6
Operating Range	
Electrical Characteristics	6
Capacitance	7
AC Test Loads and Waveforms	7
Data Retention Mode	7
Timing	7
Switching Characteristics	8
Switching Waveforms	10
Architecture	16
Functional Overview	16
Write Operation	16
Read Operation	16
Interrupts	17
Busy	
Mactor/Slavo	17

Semaphore Operation	17
Ordering Information	19
32K × 16 Asynchronous Dual-Port SRAM	
64K × 16 Asynchronous Dual-Port SRAM	19
Ordering Code Definitions	19
Package Diagram	
Acronyms	21
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	24
Worldwide Sales and Design Support	24
Products	24
PSoC® Solutions	24
Cypress Developer Community	24
Technical Support	



## **Pin Configurations**

Figure 1. 100-pin TQFP pinout (Top View)



### Note

5. This pin is NC for CY7C027.



## **Pin Definitions**

Left Port	Right Port	Description
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip Enable ( $\overline{CE}$ is LOW when $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ )
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable
OEL	<del>OE</del> <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>15L</sub>	A <sub>0R</sub> -A <sub>15R</sub>	Address (A <sub>0</sub> –A <sub>14</sub> for 32K; A <sub>0</sub> –A <sub>15</sub> for 64K devices)
I/O <sub>0L</sub> –I/O <sub>15L</sub>	I/O <sub>0R</sub> –I/O <sub>15R</sub>	Data Bus Input/Output (I/O <sub>0</sub> –I/O <sub>15</sub> for × 16 devices)
SEML	SEM <sub>R</sub>	Semaphore Enable
UB <sub>L</sub>	UB <sub>R</sub>	Upper Byte Select (I/O <sub>8</sub> –I/O <sub>15</sub> for × 16 devices)
LB <sub>L</sub>	LB <sub>R</sub>	Lower Byte Select (I/O <sub>0</sub> –I/O <sub>7</sub> for × 16 devices)
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag
BUSYL	BUSY <sub>R</sub>	Busy Flag
M/S	•	Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect



## **Maximum Ratings**

Exceeding maximum ratings [6] may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature Supply Voltage to Ground Potential .....-0.3 V to +7.0 V DC Voltage Applied to Outputs 

Input Voltage [7]	0.5 V to +7.0 V
Output Current into Outputs (LOW) .	20 mA
Static Discharge Voltage	> 1100V
Latch-Up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	–40 °C to +85 °C	5 V ± 10%

## **Electrical Characteristics**

Over the Operating Range

			CY7C027/CY7C028							
Symbol	Parameter			-15			-20			
		Min	Тур	Max	Min	Тур	Max			
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = Min, I <sub>C</sub>	<sub>OH</sub> = -4.0 mA)	2.4	_	_	2.4	_	_	V	
V <sub>OL</sub>	Output LOW Voltage (V <sub>CC</sub> = Min, I <sub>C</sub>	<sub>OH</sub> = +4.0 mA)	_		0.4	_		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.2		_	2.2		_	V	
V <sub>IL</sub>	Input LOW Voltage		_		0.8	_		0.8	V	
I <sub>OZ</sub>	Output Leakage Current		-10		10	-10		10	μΑ	
I <sub>CC</sub>	Operating Current	Commercial	_	190	280	- 180	265	mA		
	(V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA) Outputs Disabled	Industrial		_			305	290	mA	
I <sub>SB1</sub>	Standby Current	Commercial		50	70		45	65	mA	
	(Both Ports TTL Level) $CE_L \& CE_R \ge V_{IH}, f = f_{MAX}$	Industrial		<u> </u>			60	80	mA	
I <sub>SB2</sub>	Standby Current	Commercial		120	180		110	160	mA	
	$\frac{\text{(One Port TTL Level)}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}}$	Industrial		_			125	175	mA	
I <sub>SB3</sub>	Standby Current	Commercial		0.05	0.5		0.05	0.5	mA	
	(Both Ports CMOS Level) $CE_L \& CE_R \ge V_{CC} - 0.2 \text{ V, f} = 0$	Industrial		-	_		0.05	0.5	mA	
I <sub>SB4</sub>	Standby Current	Commercial		110	160		100	140	mA	
	$\frac{(One\ Port\ CMOS\ Level)}{CE_{L}\  \ CE_{R} \ge V_{IH},\ f = f_{MAX}^{[8]}}$	Industrial		_			115	155	mA	

#### Notes

- 6. The voltage on any input or I/O pin cannot exceed the power pin during power up.7. Pulse width < 20 ns.</li>
- 8. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.





## Capacitance

Parameter [9]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


#### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms





- (a) Normal Load (Load 1)
- (b) Thévenin Equivalent (Load 1)
- (c) Three-State Delay (Load 2) (Used for t<sub>CKLZ</sub>, t<sub>OLZ</sub>, & t<sub>OHZ</sub> including scope and jig)




## **Data Retention Mode**

The CY7C027 and CY7C028 are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable  $(\overline{CE})$  must be held HIGH during data retention, within V<sub>CC</sub> to V<sub>CC</sub> 0.2 V.
- TE must be kept between V<sub>CC</sub> 0.2 V and 70% of V<sub>CC</sub> during the power up and power down transitions.
- 3. The RAM can begin operation >  $t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (4.5 V).

## **Timing**



Parameter	Test Conditions [10]	Max	Unit
ICC <sub>DR1</sub>	At VCC <sub>DR</sub> = 2 V	1.5	mA

#### Notes

9. Tested initially and after any design or process changes that may affect these parameters. 10.  $\overline{\text{CE}}$  = V<sub>CC</sub>, V<sub>IN</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25 °C. This parameter is guaranteed but not tested.



## **Switching Characteristics**

Over the Operating Range

			CY7C027/CY7C028					
Parameter [11]	Description	-	15	-2	Unit			
		Min	Max	Min	Max			
Read Cycle		<u>.</u>						
t <sub>RC</sub>	Read Cycle Time	15	_	20	_	ns		
t <sub>AA</sub>	Address to Data Valid	_	15	_	20	ns		
t <sub>OHA</sub>	Output Hold From Address Change	3	_	3	_	ns		
t <sub>ACE</sub> <sup>[12]</sup>	CE LOW to Data Valid	_	15	_	20	ns		
t <sub>DOE</sub>	OE LOW to Data Valid	_	10	_	12	ns		
t <sub>LZOE</sub> [13, 14, 15]	OE LOW to Low Z	3	_	3	_	ns		
t <sub>HZOE</sub> [13, 14, 15]	OE HIGH to High Z	_	10	_	12	ns		
t <sub>LZCE</sub> [13, 14, 15]	CE LOW to Low Z	3	_	3	_	ns		
t <sub>HZCE</sub> <sup>[13, 14, 15]</sup>	CE HIGH to High Z	_	10	_	12	ns		
t <sub>PU</sub> <sup>[15]</sup>	CE LOW to Power Up	0	_	0	_	ns		
t <sub>PD</sub> <sup>[15]</sup>	CE HIGH to Power Down	_	15	_	20	ns		
t <sub>ABE</sub> <sup>[12]</sup>	Byte Enable Access Time	_	15	_	20	ns		
Write Cycle			•	•	•	_		
t <sub>WC</sub>	Write Cycle Time	15	_	20	_	ns		
t <sub>SCE</sub> <sup>[12]</sup>	CE LOW to Write End	12	_	15	_	ns		
t <sub>AW</sub>	Address Valid to Write End	12	_	15	_	ns		
t <sub>HA</sub>	Address Hold From Write End	0	_	0	_	ns		
t <sub>SA</sub> <sup>[12]</sup>	Address Setup to Write Start	0	_	0	_	ns		
t <sub>PWE</sub>	Write Pulse Width	12	_	15	_	ns		
t <sub>SD</sub>	Data Setup to Write End	10	_	15	_	ns		
t <sub>HD</sub>	Data Hold From Write End	0	_	0	_	ns		
t <sub>HZWE</sub> <sup>[14, 15]</sup>	R/W LOW to High Z	-	10	_	12	ns		
t <sub>LZWE</sub> <sup>[14, 15]</sup>	R/W HIGH to Low Z	3	_	3	_	ns		
t <sub>WDD</sub> <sup>[16]</sup>	Write Pulse to Data Delay	_	30	-	45	ns		
t <sub>DDD</sub> <sup>[16]</sup>	Write Data Valid to Read Data Valid	_	25	_	30	ns		

#### Notes

<sup>11.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>O</sub>/I<sub>OH</sub> and 30 pF load capacitance.

12. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>13.</sup> At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

<sup>14.</sup> Test conditions used are Load 2.

<sup>15.</sup> This parameter is guaranteed by design, but it is not production tested.

<sup>16.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11 on page 13.



## **Switching Characteristics (continued)**

Over the Operating Range

			CY7C027	/CY7C028	Y7C028		
Parameter [11]	Description	-	15	-20		Unit	
		Min	Max	Min	Max		
Busy Timing <sup>[</sup>	7	•	•			•	
t <sub>BLA</sub>	BUSY LOW from Address Match	_	15	_	20	ns	
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch	_	15	_	20	ns	
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	15	_	20	ns	
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	15	_	17	ns	
t <sub>PS</sub>	Port Setup for Priority	5	_	5	_	ns	
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	_	0	_	ns	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13	_	15	_	ns	
t <sub>BDD</sub> <sup>[18]</sup>	BUSY HIGH to Data Valid	_	15	_	20	ns	
Interrupt Timi	ng <sup>[17]</sup>						
t <sub>INS</sub>	INT Set Time	_	15	_	20	ns	
t <sub>INR</sub>	INT Reset Time	_	15	_	20	ns	
Semaphore T	iming						
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10	_	10	_	ns	
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5	_	5	_	ns	
t <sub>SPS</sub>	SEM Flag Contention Window	5	-	5		ns	
t <sub>SAA</sub>	SEM Address Access Time	_	15	_	20	ns	

Document Number: 38-06042 Rev. \*M

 $<sup>\</sup>label{eq:Notes} \textbf{17. Test conditions used are Load 1.} \\ \textbf{18. } t_{BDD} \text{ is a calculated parameter and is the greater of } t_{WDD} - t_{PWE} \text{ (actual) or } t_{DDD} - t_{SD} \text{ (actual)}.$ 



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Either Port Address Access) [19, 20, 21]




Figure 5. Read Cycle No. 2 (Either Port CE/OE Access) [19, 22, 23]





Figure 6. Read Cycle No. 3 (Either Port)  $^{[19,\ 21,\ 22,\ 23]}$ 



- 19.  $R/\overline{W}$  is HIGH for read cycles.
- 20. <u>Device</u> is continuously selected  $\overline{CE} = V_{IL}$  and  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ . This waveform cannot be used for semaphore reads.

- 21.  $\overline{OE} = V_{IL}$ .

  22. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  23. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UE} = V_{IL}$ ,  $\overline{UE}$



Figure 7. Write Cycle No. 1 (R/W Controlled Timing) [24, 25, 26, 27]





Figure 8. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled Timing) [24, 25, 26, 31, 32]



#### Notes

- 24. R/W must be HIGH during all address transitions.
- 25. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM and a LOW UB or LB.

  26. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
- 25. t<sub>HA</sub> Is measured from the earnier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
  27. If OE is LOW during a R/W controlled write cycle, the write pulse width\_must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  28. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  29. To access upper byte, CE = V<sub>IL</sub>, LB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  To access lower byte, CE = V<sub>IL</sub>, LB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  20. Transition is measured ±500 mV from strady ctate with a 5 pE load (including score and iii). This parameter is sampled and not 100% tested.

- 30. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 31. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 32. If the  $\overline{\text{CE}}$  or  $\overline{\text{SEM}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{R/W}}$  LOW transition, the outputs remain in the high impedance state.



Figure 9. Semaphore Read After Write Timing, Either Side  $^{[33]}$ 





Figure 10. Timing Diagram of Semaphore Contention [34, 35, 36]



- Notes 33.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle). 34.  $I/O_{0R} = I/O_{0L} = \text{LOW}$  (request semaphore);  $\overline{\text{CE}}_R = \overline{\text{CE}}_L = \text{HIGH}$ . 35. Semaphores are reset (available to both ports) at cycle start.

- 36. If t<sub>SPS</sub> is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.



Figure 11. Timing Diagram of Read with  $\overline{BUSY}$  (M/S = HIGH) [37]




Figure 12. Write Timing with Busy Input  $(M/\overline{S} = LOW)$ 






Figure 13. Busy Timing Diagram No.1 (CE Arbitration) [38]






Figure 14. Busy Timing Diagram No. 2 (Address Arbitration) [38]

#### Left Address Valid First:



## **Right Address Valid First:**



#### Note

38. If t<sub>PS</sub> is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.



Figure 15. Interrupt Timing Diagrams Left Side Sets INT<sub>R</sub>: t<sub>WC</sub> -ADDRESS<sub>L</sub> WRITE 7FFF (FFFF for CY7C028) CEL  $R/\overline{W}_L$  $\overline{\text{INT}}_{\text{R}}$ t<sub>INS</sub>[40] Right Side Clears INT<sub>R</sub>:  $t_{RC}$ READ 7FFF (FFFF for CY7C028) ADDRESS<sub>R</sub>  $\overline{\text{CE}}_{\text{R}}$ t<sub>INR</sub>[40]  $R/\overline{W}_R$  $\overline{\mathsf{OE}}_\mathsf{R}$  $\overline{\mathsf{INT}}_\mathsf{R}$ Right Side Sets INT<sub>L</sub>:  $t_{WC}$  $ADDRESS_R$ WRITE 7FFE (FFFE for CY7C028) t<sub>HA</sub>[39]  $\overline{\text{CE}}_{\mathsf{R}}$  $R/\overline{W}_R$  $\overline{\mathsf{INT}}_{\mathsf{L}}$  $t_{INS}^{[40]}$ Left Side Clears INT<sub>L</sub>:  $t_{RC}$ READ 7FFE (FFFE for CY7C028)  $\mathsf{ADDRESS}_\mathsf{R}$  $\overline{\mathsf{CE}}_\mathsf{L}$ t<sub>INR</sub>[40]  $R/\overline{W}_{L}$ 

#### Notes

 $\overline{\mathsf{INT}}_\mathsf{L}$ 

<sup>39.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \underline{R/W}_L)$  is deasserted first. 40.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



#### Architecture

The CY7C027 and CY7C028 consist of an array of 32K and 64K words of 16 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be used for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## **Functional Overview**

### **Write Operation**

Data must be set up for a duration of t<sub>SD</sub> before the rising edge of R/W to guarantee a valid write. A write operation is controlled by either the R/W pin (see Figure 7 on page 11) or the CE pin (see Figure 8 on page 11). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port t<sub>DDD</sub> after the data is presented on the other port.

Table 1. Non-Contending Read/Write

		Inp	uts			Ou	ıtputs	
CE	R/W	OE	UB	LB	SEM	I/O <sub>8</sub> -I/O <sub>15</sub>	I/O <sub>0</sub> –I/O <sub>7</sub>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power Down
L	L	Х	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н		Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
L	Х	Χ	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

#### **Read Operation**

When reading the device, the user must assert both the  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  pins. Data is available t<sub>ACE</sub> after  $\overline{\text{CE}}$  or t<sub>DOE</sub> after  $\overline{\text{OE}}$  is

<u>asse</u>rted. If the user wishes to access a se<u>maphore flag, then</u> the SEM pin must be asserted instead of the CE pin, and OE must also be asserted.



#### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF for the CY7C027, FFFF for the CY7C028) is the mailbox for the right port and the second-highest memory location (7FFE for the CY7C027, FFFE for the CY7C028) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy is summarized in Table 2.

Table 2. Interrupt Operation Example (assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH)^{[41]}$ 

	Left Port					Right Port				
Function	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-14L</sub>	INT	R/W <sub>R</sub>	CER	OER	A <sub>0R-14R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	7FFF	Х	Х	Х	Х	Х	L <sup>[42]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	7FFF	H <sup>[43]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[43]</sup>	L	L	Х	7FFE	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	7FFE	H <sup>[42]</sup>	Х	Х	Х	Х	Х

#### Busy

The CY7C027 and CY7C028 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within t<sub>PS</sub> of each other, the busy logic determines which port has access. If t<sub>PS</sub> is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. BUSY is asserted t<sub>BLA</sub> after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

#### Master/Slave

A M/S pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

#### **Semaphore Operation**

The CY7C027 and CY7C028 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available t<sub>SWRD</sub> + t<sub>DOF</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (CE must remain HIGH <u>dur</u>ing SEM LOW). A<sub>0-2</sub> represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O<sub>0</sub> is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\mbox{\footnotesize SPS}}$  of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.

#### Notes

<sup>41.</sup>  $A_{0L=15L}$  and  $A_{0R=15R}$ , FFFF/FFE for the CY7C028. 42. If  $\underline{BUSY_L}=L$ , then no change.

<sup>43.</sup> If  $\overline{BUSY}_R = L$ , then no change.



Table 3. Semaphore Operation Example

Function	I/O <sub>0</sub> -I/O <sub>15</sub> Left	I/O <sub>0</sub> -I/O <sub>15</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

Document Number: 38-06042 Rev. \*M Page 18 of 24



## **Ordering Information**


## 32K × 16 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C027-20AXC	A100	100-pin TQFP (Pb-free)	Commercial
	CY7C027-20AXI	A100	100-pin TQFP (Pb-free)	Industrial
	CY7C027-20AXIT	A100	100-pin TQFP (Pb-free)	Industrial

## 64K × 16 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C028-15AXC	A100	100-pin TQFP (Pb-free)	Commercial
	CY7C028-15AI	A100	100-pin TQFP	Industrial
	CY7C028-15AXI	A100	100-pin TQFP (Pb-free)	Industrial


## **Ordering Code Definitions**






## **Package Diagram**

Figure 16. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048



#### NUTE:

- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
  MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
  BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS



51-85048 \*J



## **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
SRAM	Static Random Access Memory			
TQFP	Thin Quad Flat Pack			
TTL	Transistor-Transistor Logic			

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μΑ	microampere				
mA	milliampere				
mm	millimeter				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	110190	SZV	09/29/2001	Change from Spec number: 38-00666 to 38-06042	
*A	122292	RBI	12/27/2002	Updated Maximum Ratings: Added Note 6 and referred the same note in "maximum ratings".	
*B	236765	YDT	6/23/2004	Updated Features (Removed cross information from this section).	
*C	377454	PCX	06/13/2005	Updated Ordering Information (Added Pb-free Logo, added Pb-free parts to ordering information namely CY7C027-20AXC, CY7C028-12AXC, CY7C028-15AXC, CY7C028-15AXI).	
*D	2623540	VKN / PYRS	12/17/2008	Updated Ordering Information (Added CY7C027-15AXI in the Ordering information table).	
*E	2897217	RAME	03/22/2010	Updated Ordering Information (Updated part numbers). Updated Package Diagram.	
*F	3111417	ADMU	12/15/2010	Added Ordering Code Definitions under Ordering Information.	
*G	3352028	ADMU	08/23/2011	Updated Features (Removed CY7C037/CY7C038 related information and removed -12 speed bin related information). Updated Functional Description (Removed CY7C037/CY7C038 related information). Updated Pin Configurations (Removed CY7C037/CY7C038 related information). Updated Selection Guide (Removed CY7C037/CY7C038 related information). Updated Selection Guide (Removed CY7C037/CY7C038 related information). Updated Electrical Characteristics (Removed CY7C037/CY7C038 related information and also removed -12 speed bin related information). Updated AC Test Loads and Waveforms (Removed -12 speed bin related information). Updated Switching Characteristics (Removed CY7C037/CY7C038 related information and also removed -12 speed bin related information). Updated Package Diagram. Added Acronyms and Units of Measure. Updated to new template.	
*H	3721632	ADMU	08/23/2012	Updated Operating Range (Removed the Note "Industrial parts are available in CY7C028 only." and its reference).  Updated Electrical Characteristics (Removed the Note "Industrial parts are available in CY7C028 only." and its reference).  Updated Ordering Information (Updated part numbers).  Updated Package Diagram (spec 51-85048 (Changed revision from *E to *G))	
*	3846315	SMCH	12/19/2012	Updated Ordering Information (Updated part numbers).	
*J	4106180	SMCH	08/28/2013	Updated Pin Configurations: Updated Figure 1 (Removed overline on "R" in "CE1R" in pin 63). Updated Package Diagram: spec 51-85048 – Changed revision from *G to *H. Updated to new template. Completing Sunset Review.	
*K	4580622	SMCH	11/26/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagram: spec 51-85048 – Changed revision from *H to *I.	
*L	5436673	NILE	09/14/2016	Updated Package Diagram: spec 51-85048 – Changed revision from *I to *J. Updated to new template. Completing Sunset Review.	

Document Number: 38-06042 Rev. \*M



# **Document History Page (continued)**

Document Title: CY7C027/CY7C028, 32K/64K × 16 Dual-Port Static RAM Document Number: 38-06042						
Rev.	Rev. ECN No. Orig. of Change Date		_	Description of Change		
*M	5840744	NILE	08/01/2017	Updated to new template. Completing Sunset Review.		

Document Number: 38-06042 Rev. \*M



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2001–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provibled by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-06042 Rev. \*M Revised August 1, 2017 Page 24 of 24