

LM4881 Boomer® Audio Power Amplifier Series **Dual 200 mW Headphone Amplifier with Shutdown Mode**

Check for Samples: [LM4881](#)

FEATURES

- **VSSOP Surface Mount Packaging**
- **Unity-gain Stable**
- **External Gain Configuration Capability**
- **Thermal Shutdown Protection Circuitry**
- **No Bootstrap Capacitors, or Snubber Circuits are Necessary**

APPLICATIONS

- **Headphone Amplifier**
- **Personal Computers**
- **Microphone Preamplifier**

KEY SPECIFICATIONS

- **THD+N at 1kHz at 125mW Continuous Average Output Power into 8Ω 0.1% (max)**
- **THD+N at 1kHz at 75mW Continuous 0.02% (typ)**
- **Output Power at 10% THD+N at 1kHz into 8Ω 300 mW (typ)**
- **Shutdown Current 0.7μA (typ)**
- **Supply Voltage Range 2.7V to 5.5 V**

DESCRIPTION

The LM4881 is a dual audio power amplifier capable of delivering 200mW of continuous average power into an 8Ω load with 0.1% THD+N from a 5V power supply.

Boomer™ audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components using surface mount packaging. Since the LM4881 does not require bootstrap capacitors or snubber networks, it is optimally suited for low-power portable systems.

The LM4881 features an externally controlled, low power consumption shutdown mode which is virtually clickless and popless, as well as an internal thermal shutdown protection mechanism.

The unity-gain stable LM4881 can be configured by external gain-setting resistors.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Boomer is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Typical Application




*Refer to [Application Information](#) for information concerning proper selection of the input and output coupling capacitors.

Figure 1. Typical Audio Amplifier Application Circuit

Connection Diagrams



**Figure 2. VSSOP Package
Top View
See Package Number DGK0008A**



**Figure 3. SOIC and PDIP Package
Top View
See Package Number D0008A, or P0008E**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage			6.0V
Storage Temperature			–65°C to +150°C
Input Voltage			–0.3V to V _{DD} + 0.3V
Power Dissipation ⁽³⁾			Internally limited
ESD Susceptibility ⁽⁴⁾			2000V
ESD Susceptibility ⁽⁵⁾			200V
Junction Temperature			150°C
Soldering Information	Small Outline Package	Vapor Phase (60 seconds)	215°C
		Infrared (15 seconds)	220°C
Thermal Resistance		θ_{JC} (VSSOP)	56°C/W
		θ_{JA} (VSSOP)	210°C/W
		θ_{JC} (SOIC)	35°C/W
		θ_{JA} (SOIC)	170°C/W
		θ_{JC} (PDIP)	37°C/W
		θ_{JA} (PDIP)	107°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA} , and the ambient temperature T_A. The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$. For the LM4881, T_{JMAX} = 150°C, and the typical junction-to-ambient thermal resistance, when board mounted, is 210°C/W for the VSSOP Package and 107°C/W for package P0008E.
- (4) Human body model, 100 pF discharged through a 1.5 k Ω resistor.
- (5) Machine Model, 220 pF–240 pF discharged through all pins.

Operating Ratings

Temperature Range T _{MIN} ≤ T _A ≤ T _{MAX}	–40°C ≤ T _A ≤ 85°C
Supply Voltage	2.7V ≤ V _{DD} ≤ 5.5V

Electrical Characteristics⁽¹⁾⁽²⁾

The following specifications apply for V_{DD} = 5V unless otherwise specified. Limits apply for T_A = 25°C.

Symbol	Parameter	Conditions	LM4881		Units (Limits)
			Typ ⁽³⁾	Limit ⁽⁴⁾	
V _{DD}	Power Supply Voltage			2.7	V (min)
				5.5	V (max)
I _{DD}	Quiescent Current	V _{IN} = 0V, I _O = 0A	3.6	6.0	mA (max)
I _{SD}	Shutdown Current	V _{PIN1} = V _{DD}	0.7	5	μA (max)
V _{OS}	Offset Voltage	V _{IN} = 0V	5	50	mV (max)

- (1) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at 25°C and represent the parametric norm.
- (4) Limits are specified to TI's AOQL (Average Outgoing Quality Level).

Electrical Characteristics⁽¹⁾⁽²⁾ (continued)

The following specifications apply for $V_{DD} = 5V$ unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4881		Units (Limits)
			Typ ⁽³⁾	Limit ⁽⁴⁾	
P_O	Output Power	THD = 0.1% (max); $f = 1\text{ kHz}$; $R_L = 8\Omega$	200	125	mW (min)
		$R_L = 16\Omega$	150		mW
		$R_L = 32\Omega$	85		mW
		THD + N = 10%; $f = 1\text{ kHz}$; $R_L = 8\Omega$	300		mW
		$R_L = 16\Omega$	200		mW
		$R_L = 32\Omega$	110		mW
THD+N	Total Harmonic Distortion + Noise	$R_L = 16\Omega$, $P_O = 120\text{ mWrms}$;	0.025		%
		$R_L = 32\Omega$, $P_O = 75\text{ mWrms}$; $f = 1\text{ kHz}$	0.02		%
PSRR		$C_B = 1.0\text{ }\mu F$, $V_{RIPPLE} = 200\text{ mVrms}$, $f = 120\text{ Hz}$	50		dB
I_{DD}	Quiescent Current	$V_{IN} = 0V$, $I_O = 0A$	1.1		mA
I_{SD}	Shutdown Current	$V_{PIN1} = V_{DD}$	0.7		μA
V_{OS}	Offset Voltage	$V_{IN} = 0V$	5		mV
P_O	Output Power	THD = 1% (max); $f = 1\text{ kHz}$; $R_L = 8\Omega$	70		mW
		$R_L = 16\Omega$	65		mW
		$R_L = 32\Omega$	30		mW
		THD + N = 10%; $f = 1\text{ kHz}$; $R_L = 8\Omega$	95		mW
		$R_L = 16\Omega$	65		mW
		$R_L = 32\Omega$	35		mW
THD+N	Total Harmonic Distortion + Noise	$R_L = 16\Omega$, $P_O = 60\text{ mWrms}$;	0.2		%
		$R_L = 32\Omega$, $P_O = 25\text{ mWrms}$; $f = 1\text{ kHz}$	0.03		%
PSRR	Power Supply Rejection Ratio	$C_B = 1.0\text{ }\mu F$, $V_{RIPPLE} = 200\text{ mVrms}$, $f = 100\text{ Hz}$	50		dB

External Components Description

(Figure 1)

Components	Functional Description
1. R_i	Inverting input resistance which sets the closed-loop gain in conjunction with R_f . This resistor also forms a high pass filter with C_i at $f_c = 1 / (2\pi R_i C_i)$.
2. C_i	Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a highpass filter with R_i at $f_c = 1 / (2\pi R_i C_i)$. Refer to the section, Proper Selection of External Components , for an explanation of how to determine the value of C_i .
3. R_f	Feedback resistance which sets closed-loop gain in conjunction with R_i .
4. C_S	Supply bypass capacitor which provides power supply filtering. Refer to the Application Information section for proper placement and selection of the supply bypass capacitor.
5. C_B	Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of External Components , for information concerning proper placement and selection of C_B .
6. C_O	Output coupling capacitor which blocks the DC voltage at the amplifier's output. Forms a high pass filter with R_L at $f_O = 1/(2\pi R_L C_O)$

Typical Performance Characteristics




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

Typical Performance Characteristics (continued)




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.

Typical Performance Characteristics (continued)




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.

Typical Performance Characteristics (continued)




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.

Typical Performance Characteristics (continued)




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.







Figure 33.

Typical Performance Characteristics (continued)



APPLICATION INFORMATION

SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4881 contains a shutdown pin to externally turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when a logic high is placed on the shutdown pin. The trigger point between a logic low and logic high level is typically half supply. It is best to switch between ground and supply to provide maximum device performance. By switching the shutdown pin to the V_{DD} , the LM4881 supply current draw will be minimized in idle mode. While the device will be disabled with shutdown pin voltages less than V_{DD} , the idle current may be greater than the typical value of 0.7 μ A. In either case, the shutdown pin should be tied to a definite voltage because leaving the pin floating may result in an unwanted shutdown condition. In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry which provides a quick, smooth transition into shutdown. Another solution is to use a single-pole, single-throw switch in conjunction with an external pull-up resistor. When the switch is closed, the shutdown pin is connected to ground and enables the amplifier. If the switch is open, then the external pull-up resistor will disable the LM4881. This scheme ensures that the shutdown pin will not float which will prevent unwanted state changes.

POWER DISSIPATION

Power dissipation is a major concern when using any power amplifier and must be thoroughly understood to ensure a successful design. [Equation 1](#) states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = (V_{DD})^2 / (2\pi^2 R_L) \quad (1)$$

Since the LM4881 has two operational amplifiers in one package, the maximum internal power dissipation point is twice that of the number which results from [Equation 1](#). Even with the large internal power dissipation, the LM4881 does not require heat sinking over a large range of ambient temperature. From [Equation 1](#), assuming a 5V power supply and an 8 Ω load, the maximum power dissipation point is 158 mW per amplifier. Thus the maximum package dissipation point is 317 mW. The maximum power dissipation point obtained must not be greater than the power dissipation that results from [Equation 2](#):

$$P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA} \quad (2)$$

For package DGK0008A, $\theta_{JA} = 230^\circ\text{C/W}$, and for package D0008A, $\theta_{JA} = 170^\circ\text{C/W}$, and for package P0008E, $\theta_{JA} = 107^\circ\text{C/W}$. $T_{JMAX} = 150^\circ\text{C}$ for the LM4881. Depending on the ambient temperature, T_A , of the system surroundings, [Equation 2](#) can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of [Equation 1](#) is greater than that of [Equation 2](#), then either the supply voltage must be decreased, the load impedance increased or T_A reduced. For the typical application of a 5V power supply, with an 8 Ω load, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 96 $^\circ\text{C}$ provided that device operation is around the maximum power dissipation point. Power dissipation is a function of output power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature may be increased accordingly. Refer to the [Typical Performance Characteristics](#) curves for power dissipation information for lower output powers.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. As displayed in the [Typical Performance Characteristics](#) section, the effect of a larger half supply bypass capacitor is improved low frequency PSRR due to increased half-supply stability. Typical applications employ a 5V regulator with 10 μ F and a 0.1 μ F bypass capacitors which aid in supply stability, but do not eliminate the need for bypassing the supply nodes of the LM4881. The selection of bypass capacitors, especially C_B , is thus dependent upon desired low frequency PSRR, click and pop performance as explained in [Proper Selection of External Components](#) system cost, and size constraints.

PROPER SELECTION OF EXTERNAL COMPONENTS

Selection of external components when using integrated power amplifiers is critical to optimize device and system performance. While the LM4881 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4881 is unity gain stable and this gives a designer maximum system flexibility. The LM4881 should be used in low gain configurations to minimize THD+N values, and maximum the signal-to-noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1 V_{RMS} are available from sources such as audio codecs. Please refer to the section, [Audio Power Amplifier Design](#), for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in [Figure 1](#). Both the input coupling capacitor, C_i, and the output coupling capacitor, C_o, form first order high pass filters which limit low frequency response. These values should be chosen based on needed frequency response for a few distinct reasons.

Selection of Input and Output Capacitor Size

Large input and output capacitors are both expensive and space hungry for portable designs. Clearly a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150 Hz. Thus using large input and output capacitors may not increase system performance.

In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor, C_i. A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally 1/2 V_{DD}). This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn on pops can be minimized.

Besides minimizing the input and output capacitor sizes, careful consideration should be paid to the bypass capacitor value. Bypass capacitor C_B is the most critical component to minimize turn on pops since it determines how fast the LM4881 turns on. The slower the LM4881's outputs ramp to their quiescent DC voltage (nominally 1/2 V_{DD}), the smaller the turn on pop. Thus choosing C_B equal to 1.0 μF along with a small value of C_i (in the range of 0.1 μF to 0.39 μF), the shutdown function should be virtually clickless and popless. While the device will function properly, (no oscillations or motorboating), with C_B equal to 0.1 μF, the device will be much more susceptible to turn on clicks and pops. Thus, a value of C_B equal to 0.1 μF or larger is recommended in all but the most cost sensitive designs.

AUDIO POWER AMPLIFIER DESIGN

Design a Dual 200mW/8Ω Audio Amplifier

Given:

Power Output	200 mW _{RMS}
Load Impedance	8Ω
Input Level	1 V _{RMS} (max)
Input Impedance	20 kΩ
Bandwidth	100 Hz–20 kHz ± 0.50 dB

A designer must first determine the needed supply rail to obtain the specified output power. Calculating the required supply rail involves knowing two parameters, V_{OPEAK} and also the dropout voltage. The latter is typically 530 mV and can be found from the graphs in the [Typical Performance Characteristics](#). V_{OPEAK} can be determined from [Equation 3](#).

$$V_{\text{opeak}} = \sqrt{(2R_L P_O)} \quad (3)$$

For 200 mW of output power into an 8Ω load, the required V_{OPEAK} is 1.79 volts. A minimum supply rail of 2.32V results from adding V_{OPEAK} and V_{OD}. Since 5V is a standard supply voltage in most applications, it is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4881 to reproduce peaks in excess of 200 mW without clipping the signal. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the [Power Dissipation](#) section. Remember that the maximum power dissipation point from [Equation 1](#) must be multiplied by two since there are two independent amplifiers inside the package.

Once the power dissipation equations have been addressed, the required gain can be determined from [Equation 4](#).

$$A_V \geq \sqrt{(P_O R_L)} / (V_{IN}) = V_{orms} / V_{inrms} \quad (4)$$

$$A_V = R_f / R_i \quad (5)$$

From [Equation 4](#), the minimum gain is: $A_V = 1.26$

Since the desired input impedance was 20 kΩ, and with a gain of 1.26, a value of 27 kΩ is designated for R_f , assuming 5% tolerance resistors. This combination results in a nominal gain of 1.35. The final design step is to address the bandwidth requirements which must be stated as a pair of –3 dB frequency points. Five times away from a –3 dB point is 0.17 dB down from passband response assuming a single pole roll-off. As stated in the [External Components Description](#) section, both R_i in conjunction with C_i , and C_o with R_L , create first order highpass filters. Thus to obtain the desired frequency low response of 100 Hz within ±0.5 dB, both poles must be taken into consideration. The combination of two single order filters at the same frequency forms a second order response. This results in a signal which is down 0.34 dB at five times away from the single order filter –3 dB point. Thus, a frequency of 20 Hz is used in the following equations to ensure that the response is better than 0.5 dB down at 100 Hz.

$$C_i \geq 1 / (2\pi * 20 \text{ k}\Omega * 20 \text{ Hz}) = 0.397 \text{ }\mu\text{F}; \text{ use } 0.39 \text{ }\mu\text{F}. \quad (6)$$

$$C_o \geq 1 / (2\pi * 8\Omega * 20 \text{ Hz}) = 995 \text{ }\mu\text{F}; \text{ use } 1000 \text{ }\mu\text{F}. \quad (7)$$

The high frequency pole is determined by the product of the desired high frequency pole, f_H , and the closed-loop gain, A_V . With a closed-loop gain of 1.35 and $f_H = 100 \text{ kHz}$, the resulting GBWP = 135 kHz which is much smaller than the LM4881 GBWP of 18 MHz. This figure displays that if a designer has a need to design an amplifier with a higher gain, the LM4881 can still be used without running into bandwidth limitations.

REVISION HISTORY

Changes from Revision C (May 2013) to Revision D	Page
• Changed layout of National Data Sheet to TI format	13

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM4881M/NOPB	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM48 81M
LM4881M/NOPB.A	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM48 81M
LM4881MM/NOPB	Active	Production	VSSOP (DGK) 8	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	Z81
LM4881MM/NOPB.A	Active	Production	VSSOP (DGK) 8	1000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	Z81
LM4881MX/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM48 81M
LM4881MX/NOPB.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM48 81M

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4881MM/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM4881MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4881MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LM4881MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0


TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM4881M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM4881M/NOPB.A	D	SOIC	8	95	495	8	4064	3.05


DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated