

#### STS9D8NH3LL

# Dual N-channel 30 V - 0.012 $\Omega$ - 9 A - SO-8 low on-resistance STripFET<sup>TM</sup> Power MOSFET

#### **Features**

Туре		V <sub>DSS</sub>	R <sub>DS(on)</sub>	Qg	I <sub>D</sub>
STS9D8NH3LL	$Q_1$	30V	< 0.022Ω	7nC	8A
OTOSBONIOLE	$Q_2$	30V	< 0.015Ω	8nC	9A

- Optimal R<sub>DS</sub>(on) x Qg trade-off @ 4.5V
- Conduction losses reduced
- Switching losses reduced

#### **Application**

■ Switching applications

#### **Description**

This device uses the latest advanced design rules of ST's STrip based technology. The Q1 and Q2 transistors, show respectively, the best gate charge and on-resistance for minimizing the switching and conduction losses. This application specific Power MOSFET has been designed to replace two SO-8 packages in DC-DC converters.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STS9D8NH3LL	9D8H3LL-	SO-8	Tape & reel

Contents STS9D8NH3LL

## **Contents**

1	Electrical ratings 3	ţ
2	Electrical characteristics4	ļ
	2.1 Electrical characteristics (curves)	5
3	Test circuit8	3
4	Package mechanical data 9	)
5	Revision history	

STS9D8NH3LL Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Туре	Value	Unit
V <sub>DS</sub>	Drain-source voltage (v <sub>GS</sub> = 0)	Q <sub>1</sub> Q <sub>2</sub>	30 30	V V
V <sub>GS</sub>	Gate- source voltage	Q <sub>1</sub> Q <sub>2</sub>	±16 ±16	V V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25°C	Q <sub>1</sub> Q <sub>2</sub>	8 9	A A
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100°C	Q <sub>1</sub> Q <sub>2</sub>	5 6.3	A A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	Q <sub>1</sub> Q <sub>2</sub>	32 36	A A
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25°C	Q <sub>1</sub> Q <sub>2</sub>	2 2	W W
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy		150	mJ

<sup>1.</sup> Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-a</sub> (1)	Thermal resistance junction-ambient max	62.5	°C/W
$T_J$	Thermal operating junction-ambient	150	°C
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

<sup>1.</sup> When mounted on 1 inch² FR-4 board, 2 oz. Cu.,  $t \le 10s$ 

<sup>2.</sup> Starting  $T_J = 25$  °C,  $I_D = 7.5$  A

Electrical characteristics STS9D8NH3LL

## 2 Electrical characteristics

( $T_{CASE}$ =25°C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Туре	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	Q <sub>1</sub> Q <sub>2</sub>	30 30			V V
I <sub>DSS</sub>	Zero gate voltage Drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max rating	Q <sub>1</sub> Q <sub>2</sub>			1	μ <b>Α</b> μ <b>Α</b>
I <sub>DSS</sub>	Zero gate voltage Drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> =Max rating @125°C	Q <sub>1</sub> Q <sub>2</sub>			10 10	μA μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 16 V	Q <sub>1</sub> Q <sub>2</sub>			±100 ±100	nA nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS},$ $I_D = 250 \mu A$	Q <sub>1</sub> Q <sub>2</sub>	1			V V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}$	Q <sub>1</sub> Q <sub>2</sub>		0.018 0.012	0.022 0.015	Ω Ω
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 4.5 \text{ A}$	Q <sub>1</sub> Q <sub>2</sub>		0.020 0.014	0.025 0.0175	Ω Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Туре	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		Q <sub>1</sub> Q <sub>2</sub>		857 1070		pF pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$	Q <sub>1</sub> Q <sub>2</sub>		147 290		pF pF
C <sub>rss</sub>	Reverse transfer capacitance		Q <sub>1</sub> Q <sub>2</sub>		20 34		pF pF
Qg	Total gate charge		Q <sub>1</sub> Q <sub>2</sub>		7 8	10 11	nC nC
Q <sub>gs</sub>	Gate-source charge	$V_{DD}$ = 15 V, $I_{D}$ = 8 A, $V_{GS}$ = 4.5 V (see Figure 25)	Q <sub>1</sub> Q <sub>2</sub>		2.5 2		nC nC
Q <sub>gd</sub>	Gate-drain charge	(655 / igal 5 20)	Q <sub>1</sub> Q <sub>2</sub>		2.3 2.8		nC nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Туре	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>		V <sub>DD</sub> =15 V, I <sub>D</sub> =4 A,	Q <sub>1</sub>		12		ns
, ,	Turn-on delay time	$R_G=4.7 \Omega$	$Q_2$		8.2		ns
t <sub>r</sub>	Rise time	$R_{G}$ =4.7 $\Omega$ , $V_{GS}$ = 4.5 $V$	$Q_1$		14.5		ns
		(see Figure 27)	$Q_2$		6		ns
t <sub>d(off)</sub>		V <sub>DD</sub> =15 V, I <sub>D</sub> =4 A,	Q <sub>1</sub>		23		ns
,	Turn-off delay time	$R_G=4.7 \Omega$	$Q_2$		27.8		ns
t <sub>f</sub>	Fall time	$V_{DD}$ =15 V, $I_{D}$ =4 A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ = 4.5 V	$Q_1$		8		ns
		(see Figure 27)	$Q_2$		3.6		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Туре	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current	$V_{DD}$ =15 V, $I_{D}$ =4 A $R_{G}$ =4.7 $\Omega$ $V_{GS}$ =4.5 V	Q <sub>1</sub> Q <sub>2</sub>			8 9	A A
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)	$V_{DD}$ =15 V, $I_{D}$ = 4A $R_{G}$ =4.7 $\Omega$ $V_{GS}$ =4.5 V	Q <sub>1</sub> Q <sub>2</sub>			32 36	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 8 A, V <sub>GS</sub> = 0	Q <sub>1</sub> Q <sub>2</sub>			1.5 1.5	V V
t <sub>rr</sub>	Reverse recovery time  Reverse recovery charge	$I_{SD} = 8 \text{ A},$ $V_{DD} = 15 \text{ V}$ $di/dt = 100 \text{ A/}\mu\text{s},$	Q <sub>1</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>2</sub>		15 22.8 5.7 14.9		ns ns nC nC
I <sub>RRM</sub>	Reverse recovery current	$T_j = 150^{\circ}C$ (see Figure 26)	$Q_1$ $Q_2$		0.76 1.3		A A

<sup>1.</sup> Pulse width limited by safe operating area.

<sup>2.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%

Electrical characteristics STS9D8NH3LL

#### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for Q1

Figure 3. Safe operating area for Q2




Figure 4. Thermal impedance for Q1

Figure 5. Thermal impedance for Q2





Figure 6. Output characteristics for Q1


Figure 7. Output characteristics for Q2



6/14

Figure 8. **Transfer characteristics for Q1** 

Figure 9. **Transfer characteristics for Q2** 








Figure 10. Static drain-source on resistance for Q1


Figure 11. Static drain-source on resistance for Q2






for Q1

Figure 12. Normalized  $BV_{DSS}$  vs temperature Figure 13. Normalized  $BV_{DSS}$  vs temperature for Q2





Electrical characteristics STS9D8NH3LL

Figure 14. Gate charge vs gate-source voltage Figure 15. Gate charge vs gate-source voltage for Q1 for Q2




Figure 16. Capacitance variations for Q1

Figure 17. Capacitance variations for Q2





Figure 18. Normalized gate threshold voltage Figure 19. Normalized gate threshold voltage vs temperature for Q1 vs temperature for Q2



577

Figure 20. Normalized on resistance vs temperature for Q1




Figure 21. Normalized on resistance vs temperature for Q2




Figure 22. Source-drain diode forward characteristics for Q1





Figure 23. Source-drain diode forward characteristics for Q2



Test circuit STS9D8NH3LL

#### 3 Test circuit

Figure 24. Switching times test circuit for resistive load

Figure 25. Gate charge test circuit




Figure 26. Test circuit for inductive load switching and diode recovery times

Figure 27. Unclamped Inductive load test circuit





Figure 28. Unclamped inductive waveform

Figure 29. Switching time waveform



**577** 


### 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: <a href="https://www.st.com">www.st.com</a>

11/14

SO-8 MECHANICAL DA
--------------------

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45 (	(typ.)		•
D	4.8		5.0	0.188		0.196
E	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S		•	8 (n	nax.)	•	•



STS9D8NH3LL Revision history

# 5 Revision history

Table 8. Document revision history

Date	Revision	Changes
05-Jan-2007	1	First release
06-Mar-2007	2	Some value changed on <i>Table 4</i> (R <sub>DS(on)</sub> for Q2)
10-Dec-2007	3	Added E <sub>AS</sub> value on <i>Table 2: Absolute maximum ratings</i>

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577