16-bit Proprietary Microcontroller

F2MC-16F MB90F244

MB90F244

■ DESCRIPTION

The MB90F244 is a 16-bit microcontroller optimized for applications in mechatronics such as HDD units. The architecture of the MB90F244 is based on the MB90242A, and embedded with a 128-Kbyte flash memory.


The instruction set is based on the AT architecture of the F²MC* family, with additional high-level language supporting instruction, expanded addressing modes, enhanced multiplication and division instructions, and improved bit processing instructions. In addition, long-word data can now be processed due to the inclusion of a 32-bit accumulator.

The MB90F244 includes a variety of peripherals on chip, such as the device is equipped with 8-channel 8/10-bit A/D converter, UART, 3-channel 16-bit reload timers, 1-channel 16-bit timer, 4-channel 16-bit input capture and 4-channel DTP/external interrupts.

Differences between the MB90F244 and MB90F243 to meet the $3.3 \text{ V} \pm 0.3 \text{ V}$ power supply voltage are that the power consumption of the MB90F244 is about 10% less than that of the MB90F243 and the operating frequency of the MB90F244 is up to 50 MHz from 32 MHz of the MB90F243.

*: F²MC stands for FUJITSU Flexible Microcontroller.

■ PACKAGE



■ FEATURES

- Minimum execution time (target): 40.0 ns at 50 MHz oscillation (3.3 V ±0.3 V)
- Instruction set optimized for controller applications

Variety of data types: bit, byte, word, long-word

Expanded addressing modes: 25 types

High coding efficiency

Improvement of high-precision arithmetic operations through use of 32-bit accumulator

Enhanced multiplication and division instructions (signed arithmetic operations)

Instruction set supports high-level language (C language) and multitasking

Inclusion of system stack pointer

Variety of pointers

High instruction set symmetry

Barrel shift instruction

Stack check function

- Improved execution speed: 8-byte queue
- Powerful interrupt functions

Interrupt processing time: 0.64 µs at 50 MHz oscillation

Priority levels: 8 levels (programmable) External interrupt inputs: 4 channels

· Automatic transfer function independent of CPU

Extended intelligent I/O service: Max.15 channels

 128-Kbyte flash memory Access time (min.): 80 ns

Sector structure of $16K + 512 \times 2 + 7K + 8K + 32K + 64K$

Program/erase operations from both EPROM programmer and CPU through built-in flash memory interface circuit

Built-in programming booster circuit for flash memory

• Internal RAM: 1.152 kbyte

According to mode settings, data stored on RAM can be executed as CPU instructions.

• General-purpose ports: Max. 63 channels (single-chip mode)

Max. 38 channels (external bus mode)

- 18-bit timebase timer
- Watchdog timer
- UART: 8 bits × 1 channel
- 8/16-bit I/O simple serial interface (max. 12.5 Mbps): 1 channel
- 8/10-bit A/D converter: Analog inputs: 8 channels

Resolution: 10 bits (switchable to 8 bits/10 bits)

Conversion time: Min. 1 us

Conversion result store register: 4 channels

16-bit I/O timer

16-bit free-run timer: 1 channel (operating clock: 0.16 μs)

16-bit input capture: 4 channels

- 16-bit reload timer: 3 channels
- Low-power consumption modes

Sleep mode

Stop mode

Hardware standby mode

• Packages: TQFP-80 (FPT-80P-M15)

(For more information about the package, see section "■ Package Dimensions.")


(Continued)

- (Continued)
 PLL clock multiple function
 - CMOS technology
 - Power supply voltage: 3.3 V ± 0.3 V or 5.0 V ± 0.5 V

(Varies with conditions such as the operating frequency. See section

"■ Electrical Characteristics.")

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Din nome	Circuit	Function			
TQFP-80*	Pin name	type	Function			
62	X0	Α	Crystal oscillator pins (50 MHz)			
63	X1		· · · · ·			
39 to 41	MD0 to MD2	С	Operating mode selection input pins Connect directly to Vcc5 or Vss. In the flash memory mode, these pins are set to be V _{ID} (= 12.0 V) input pins by performing a proper operation.			
60	RST	В	External reset request input pin			
42	HST	D	Hardware standby input pin			
65 to 72	P00 to P07	Е	General-purpose I/O port			
	D00 to D07		I/O pins for the lower 8 bits of the external data bus			
	DQ0 to DQ7		Data I/O pins for each operation command This function is valid in the flash memory mode.			
73 to 80	P10 to P17	E	General-purpose I/O port This function is valid when the external bus 8-bit mode.			
	D08 to D15		I/O pins for the upper 8 bits of the external data bus This function is valid when 16-bit bus mode.			
	DQ8 to DQ15	-	Data I/O pins for each operation command This function is valid in the flash memory mode.			
1 to 8	P20 to P27	F	General-purpose I/O port			
	A00 to A07		Output pins for the medium 8 bits of the external address bus			
	AQ0 to AQ7		Address input pins for each operation command This function is valid in the flash memory mode.			
10 to 17	P30 to P37	F	General-purpose I/O port This function is valid when the corresponding bit of the middle address control register specification is "port".			
	A08 to A15		Output pins for the medium 8 bits of the external address bus This function is valid when the corresponding bit of the middle address control register specification is "port".			
	AQ8 to AQ15		Address input pins for each operation command This function is valid in the flash memory mode.			
		General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".				
	A16		External address bus output pin of the bit 16 This function is valid when the corresponding bit of the upper address control register specification is "address".			
	AQ16		Address input pin for each operation command This function is valid in the flash memory mode.			

Pin no.	ъ.	Circuit	
TQFP-80*	Pin name	type	Function
19	P41	F	General-purpose I/O port This function is valid when the upper address control register specification is "port".
	A17		External address bus output pin of the bit 17 This function is valid when the corresponding bit of the upper address control register specification is "address".
	AQ17		Address input pin for each operation command This function is valid in the flash memory mode.
20	P42	F	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A18		External address bus output pin of the bit 18 This function is valid when the corresponding bit of the upper address control register specification is "address".
	SIDO		UART #0 data input pin During UART #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	AQ18		Address input pin for each operation command This function is valid in the flash memory mode.
21	P43	G	General-purpose I/O port This function is valid when the UART #0 data output is disabled and the corresponding bit of the upper address control register specification is "port".
	A19		External address bus output pin of the bit 19 This function is valid when the UART #0 data output is disabled and the corresponding bit of the upper address control register specification is "address".
	SOD0		UART #0 data output pin This function is valid when the UART #0 data output is enabled.
22	P44	G	General-purpose I/O port This function is valid when the UART #0 clock output is disabled and the corresponding bit of the upper address control register specification is "port".
	A20		External address bus output pin of the bit 20 This function is valid when the UART #0 clock output is disabled and the corresponding bit of the upper address control register specification is "address".
	SCK0		UART #0 clock I/O pin

Pin no.	Pin name	Circuit	Function
TQFP-80*	- Fill flame	type	runction
23	P45	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A21		External address bus output pin of the bit 21 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR0		16-bit input capture #0 data input pin During 16-bit input capture #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TINO		16-bit timer #0 data input pin During 16-bit timer #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
24	P46	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A22		External address bus output pin of the bit 22 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR1		16-bit input capture #1 data input pin During 16-bit input capture #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN1		16-bit timer #1 data input pin During 16-bit timer #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
25	P47	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A23	_	External address bus output pin for the bit 23 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR2		16-bit input capture #2 data input pin During 16-bit input capture #2 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN2		16-bit timer #2 data input pin During 16-bit timer #2 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.

Pin no.	Dia	Circuit	Francisco
TQFP-80*	Pin name	type	Function
53	P51	Н	General-purpose I/O port This function is valid when the ready function is disabled.
	RDY		Ready input pin This function is valid when the ready function is enabled.
54	This function is valid when the hold function		General-purpose I/O port This function is valid when the hold function is disabled.
	HAK		Hold acknowledge output pin This function is valid when the hold function is enabled.
55	P53	Н	General-purpose I/O port This function is valid when the hold function is disabled.
	HRQ		Hold request input pin This function is valid and when the hold function is enabled.
56	P54	F	General-purpose I/O port This function is valid in external bus 8-bit mode, or when WRH pin output is disabled.
	WRH		Write strobe output pin for the upper 8 bits of the data bus This function is valid in modes where the external bus 16-bit mode is enabled, and WRH pin output is enabled.
	WE		Write enable input pin This function is valid in the flash memory mode.
57	P55	F	General-purpose I/O port This function is valid when WRL pin output is disabled.
	WRL / WR		Write strobe output pin for the lower 8 bits of the data bus This function is valid WRL pin output is enabled.
	ŌĒ		Output enable input pin for each operation command This function is valid in the flash memory mode.
58	P56	F	General-purpose I/O port
	RD		Read strobe output pin for the data bus
	CE		Chip enable input pin for each operation command This function is valid in the flash memory mode.
59	P57	F	General-purpose I/O port
	ASR3		16-bit input capture #3 data input pin During 16-bit input capture #3 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	INT3		DTP/external interrupt #3 data input pin During DTP/external interrupt #3 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	BYTE		Byte access control input pin This function is valid in the flash memory mode.

Pin no.	Pin name	Circuit	Function
TQFP-80*	i iii iiaiiio	type	I dilotion
30, 31, 33, 34, 35, 36, 37	P60, P61, P62, P63, P66, P67, P65	I	N-ch open-drain type I/O ports When bits corresponding to the ADER are set to "0", reading instructions other than the read-modify-write group returns the pin level. The value written on the data register is output to this pin directly.
	AN0, AN1, AN2, AN3, AN6, AN7, AN5		8/10-bit A/D converter analog input pins Use this function after setting bits corresponding to the ADER to "1" and setting corresponding bits of the data register to "1".
43	P70	J	General-purpose I/O port This function is valid when the bit corresponded to ADER is set to "0" and also the output of 16-bit timer #0 is disabled.
	ТОТ0		16-bit timer output pin This function is valid when the bit corresponded to ADER is set to "0" and also the output of 16-bit timer #0 is enabled.
	AN4		8/10-bit AD converter analog input pin This function can be used when the bit corresponded to ADER is set to "1" and also the bit correponded to the data resister is set to "1".
44, 45	P70, P72	G	General-purpose I/O port This function is valid when the reload timer #1, and #2 output is disabled.
	TOT1, TOT2		16-bit timer output pins This function is valid when the 16-bit timer #1, and #2 output is enabled.
46	P73	G	General-purpose I/O port This function is valid when the SSI #1 clock output is disabled.
	SCK1		SSI #1 clock output I/O pin
47	P74	G	General-purpose I/O port This function is always valid.
	SID1		SSI #1 data input pin During SSI #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
48	P75	G	General-purpose I/O port This function is valid when the SSI #1 data output is disabled.
	SOD1		SSI #1 data output pin This function is valid when the SSI #1 data output is disabled.

(Continued)


Pin no.	D:	Circuit	F (*	
TQFP-80*	Pin name	type	Function	
49, 50	P80, P81	G	General-purpose I/O port This function is always valid.	
	INTO, INT1		DTP/external interrupt input pin When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.	
51	P82	G	General-purpose I/O port This function is always valid.	
	INT2		DTP/external interrupt input pin When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output other functions on this pin, except when using them for outdeliberately. Because an input to this pin is clamped to Low when the 0 stops, use INTO or INT1 to wake up the system from the smode.	
	ATG		8/10-bit A/D converter trigger input pin When 8/10-bit A/D converter is waiting for activation, this input may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using it for output deliberately.	
52	CLK	G	CLK output pin	
	RY/ B Y		Open-drain pin output ready/busy signal in the program deleting operation This function is valid in the flash memory mode.	
38	Vcc	Power supply	Digital circuit power supply pin	
64	Vcc5	Power supply	Power supply voltage (5.0 V) input pin for flash memory	
9, 32, 61	Vss	Power supply	Digital circuit power supply (GND) pin	
26	AVcc	Power supply	Analog circuit power supply pin This power supply must only be turned on or off when electric potential of AVcc or greater is applied to Vcc.	
27	AVRH	Power supply	8/10-bit A/D converter external reference voltage input pin This pin must only be turned on or off when electric potential of AVRH or greater is applied to AVcc.	
28	AVRL	Power supply	8/10-bit A/D converter external reference voltage input pin	
29	AVss	Power supply	Analog circuit power supply (GND) pin	

^{*:} FPT-80P-M15

■ I/O CIRCUIT TYPE


Туре	Circuit	Remarks
A	X0 Clock halt X1 Clock input	 50 MHz Oscillation feedback resistor: Approximately 1 MΩ
В	Diffusion resistor Diffusion resistor Diffusion resistor Diffusion resistor Diffusion resistor Diffusion resistor Diffusion resistor	 CMOS-level hysteresis input (without standby control) Pull-up resistor: Approximately 50 kΩ
С	Control signal Mode input Diffusion resistor	CMOS-level input High voltage control for flash memory testing
D	Diffusion resistor P-ch Tr N-ch Tr Digital input	CMOS-level hysteresis input (without standby control)

(Continued)



(Continued)

(Continued)



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to the input or output pins other than medium-and high-voltage pins or if higher than the voltage which shown on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.


In addition, for the same reasons take care to prevent the analog power supply from exceeding the digital power supply.

2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistors.

3. Precautions when Using an External Clock

When an external clock is used, drive X0 only.



4. Power Supply Pins

When there are several Vcc and Vss pins, those pins that should have the same electric potential are connected within the device when the device is designed in order to prevent misoperation, such as latch-up. However, all of those pins must be connected to the power supply and ground externally in order to reduce unnecessary emissions, prevent misoperation of strobe signals due to an increase in the ground level, and to observe the total output current standards.

In addition, give a due consideration to the connection in that current supply be connected to Vcc and Vss with the lowest possible impedance.

Finally, it is recommended to connect a capacitor of about 0.1 μ F between V_{CC} and V_{SS} near this device as a bypass capacitor.

5. Crystal Oscillation Circuit

Noise in the vicinity of the X0 and X1 pins will cause this device to operate incorrectly. Design the printed circuit board so that the bypass capacitor connecting X0 and X1 pins and the crystal oscillator (or ceramic oscillator) to ground is located as close to the device as possible.

In addition, because printed circuit board artwork in which the area around the X0 and X1 pins is surrounded by ground provides stable operation, such an arrangement is strongly recommended.

6. Sequence for Applying the A/D Converter Power Supply and the Analog Inputs

Always be sure to apply the digital power supply (Vcc) before applying the A/D converter power supply (AVcc, AVRH, and AVRL) and the analog inputs (AN0 to AN7).

In addition, when the power is turned off, turn off the A/D converter power supply and the analog inputs first, and then turn off the digital power supply. (Turning on or off the analog and digital power supplies simultaneously will not cause any problems.)

Whether applying or cutting off the power, be certain that AVRH does not exceed AVcc.


7. External Reset Input

To reliably reset the controller by inputting an "L" level to the \overline{RST} pin, ensure that the "L" level is applied for at least five machine cycles.

8. HST Pin


When turning on the system, be sure to set the $\overline{\text{HST}}$ pin to "H" level. Never set the $\overline{\text{HST}}$ pin to "L" level while the $\overline{\text{RST}}$ pin is in "L" level.

9. CLK Pin




10. Specifed Interrupt Sequence


When the interrupt stack area is allocated to the external memory, even if the higher priority level interrupt may generate while the former interrupt is waiting in the stack area, the latter higher priority level interrupt routine has to wait untill the former interrupt routine is excuted. In this case the former interrupt routine is excuted in the latter higher priority level.





■ BLOCK DIAGRAM




■ F²MC-16L CPU PROGRAMMING MODEL







■ MEMORY MAP



■ I/O MAP

Address	Register name	Register	Read/ write	Resource name	Initial value
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXX
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXX
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXX-B
000006н	PDR6	Port 6 data register	R/W	Port 6	111-1111в
000007н	PDR7	Port 7 data register	R/W	Port 7	XXXXXX B
000008н	PDR8	Port 8 data register	R/W	Port 8	 ХХХв
000009н to 00000Fн		(Vacano	cy)		
000010н	DDR0	Port 0 data direction register	R/W	Port 0	0000000в
000011н	DDR1	Port 1 data direction register	R/W	Port 1	00000000 в
000012н	DDR2	Port 2 data direction register	R/W	Port 2	00000000 в
000013н	DDR3	Port 3 data direction register	R/W	Port 3	0000000в
000014н	DDR4	Port 4 data direction register	R/W	Port 4	00000000 в
000015н	DDR5	Port 5 data direction register	R/W	Port 5	000000-в
000016н	ADER	Analog input enable register	R/W	Analog input enabled	11111111в
000017н	DDR7	Port 7 data direction register	R/W	Port 7	 000000 в
000018н	DDR8	Port 8 data direction register	R/W	Port 8	 000 в
000019н to 00001Fн		(Vacano	cy)		
000020н	SCR1	Serial control status register 1	R/W		10000000в
000021н	SSR1	Serial status register 1	R/W	8/16-bit I/O simple serial	00 в
000022н	SDR1L	Serial data register 1 (L)	R/W	interface ch. 1	XXXXXXXXB
000023н	SDR1H	Serial data register 1 (H)	R/W		XXXXXXXX
000024н to 000027н		(Vacano	cy)		
000028н	UMC0	Mode control register 0	R/W		00000100в
000029н	USR0	Status register 0	R/W		00010000в
00002Ан	UIDR0/ UODR0	Input data register 0/ output data register 0	R/W	UART ch. 0	XXXXXXXX B
00002Вн	URD0	Rate and data register 0	R/W		00000000 в
00002Сн to 00002Ен		(Vacano	cy)		

Address	Register name	Register	Read/ write	Resource name	Initial value	
00002Fн	CKSCR	Clock selection register	R/W	PLL	1100в	
000030н	ENIR	DTP/interrupt enable register	R/W	5-5/	0000в	
000031н	EIRR	DTP/interrupt source register	R/W	DTP/external interrupt	0000в	
000032н	ELVR	Request level setting register	R/W	intorrapt	0000000в	
000033н to 00003Fн						
000040н	TMOODO	T:	R/W		0000000в	
000041н	TMCSR0	Timer control status register #0	R/W		0000в	
000042н	TMDA	10177	R	401:4:	XXXXXXXX	
000043н	TMR0	16-bit timer register #0	R	16-bit timer #0	XXXXXXXX	
000044н	TMDLDO	40 bit relead register #0	W		XXXXXXXX	
000045н	TMRLR0	16-bit reload register #0	W		XXXXXXXX	
000046н		(Vacancy)				
000047н		(vacancy)				
000048н	TMCSR1	Timer control status register #1	R/W		0000000в	
000049н	TWOSKT	Timer control status register #1	R/W		0000в	
00004Ан	TMR1	16-bit timer register #1	R	16-bit timer #1	XXXXXXXX	
00004Вн	I IVITA I	To bit timer register #1	R		XXXXXXXX	
00004Сн	TMRLR1	16-bit reload register #1	W		XXXXXXXX	
00004Dн	TIVIIXLIXI	10-bit reload register #1	W		XXXXXXXXB	
00004Ен		(Vacancy)				
00004Fн			D/M		0000000-	
000050н	TMCSR2	Timer control status register #2	R/W		0000000в	
000051н			R/W		0000в	
000052н	TMR2	16-bit timer register #2	R	16-bit timer #2	XXXXXXXXB	
000053н			R		XXXXXXXXB	
000054н 000055н	TMRLR2	16-bit reload register #2	W	1	XXXXXXXXB XXXXXXXXB	
000055н to 00005Fн		XXXXXXXX				
000060н	IODO	Input conture register 0	R		XXXXXXXX	
000061н	ICP0	Input capture register 0	R		XXXXXXXX	
000062н	1004	land and an electrical	R	16-bit input capture 0 and 1	XXXXXXXX	
000063н	ICP1	Input capture register 1	R	Jeaplule U aliu I	XXXXXXXX	
000064н	ICS0	Input capture control status register 0 and 1	R/W		00000000в	
000065н		(Vacancy)		1	1	

(Continued)

Address	Register name	Register	Read/ write	Resource name	Initial value
000066н	ICDO	Innut continue register 2	Ъ		XXXXXXXX
000067н	ICP2	Input capture register 2	R		XXXXXXXXB
000068н	ICP3	Input conture register 2	R	16-bit input	XXXXXXXXB
000069н	ICP3	Input capture register 3	K	capture 2 and 3	XXXXXXXX
00006Ан	ICS1	Input capture control status register 2 and 3	R/W		00000000в
00006Вн		(Vacancy)	1		
00006Сн	TCDT	Timer data register R 16-bit free			0000000в
00006D ^H	ICDI	Timer data register	R	16-bit freerun timer	0000000в
00006Ен	TCCS	Timer control status register	R/W		0000000в
00006Fн		(Vacancy))		
000070н	ADCS 1	A/D control status register 1	R/W		000-0000в
000071н	ADCS 2	A/D control status register 2	R/W		-00000в
000072н	ADCT 1	Conversion time setting register 1	R/W		XXXXXXXX
000073н	ADCT 2	Conversion time setting register 2	R/W		XXXXXXXX
000074н	ADTL0	A/D data register 0 (L)	R		XXXXXXXX
000075н	ADTH0	A/D data register 0 (H)	R	8/10-bit A/D	ХХв
000076н	ADTL1	A/D data register 1 (L)	R	converter	XXXXXXXX
000077н	ADTH1	A/D data register 1 (H)	R		ХХв
000078н	ADTL2	A/D data register 2 (L)	R		XXXXXXXX
000079н	ADTH2	A/D data register 2 (H)	R		ХХв
00007Ан	ADTL3	A/D data register 3 (L)	R		XXXXXXXX
00007Вн	ADTH3	A/D data register 3 (H)	R		ХХв
00007Сн to 00008Fн 000090н to 00009Ен		(Vacancy) (System reserved			
00009Fн	DIRR	Delayed interrupt source generation/ release register	R/W	Delayed interrupt generation module	Ов
0000А0н	STBYC	Standby control register	R/W	Low-power consumption mode	0001XXXXB
0000АЗн	MACR	Middle address control register	W		*2
0000А4н	HACR	High address control register	W	External pin	*2
0000А5н	EPCR	External pin control register	W	1	*2

(Continued)

Address	Register name	Register	Read/ write	Resource name	Initial value		
0000А8н	WTC	Watchdog timer control register	R/W	Watchdog timer	XXXXXXXX		
0000А9н	TBTC	Timebase timer control register	R/W	Timebase timer	0ХХ00000в		
0000АЕн	FMCS	Control status register	R/W	Flash memory	000Х00в		
0000В0н	ICR00	Interrupt control register 00	R/W*3		00000111в		
0000В1н	ICR01	Interrupt control register 01	R/W*3		00000111в		
0000В2н	ICR02	Interrupt control register 02	R/W*3		00000111в		
0000ВЗн	ICR03	Interrupt control register 03	R/W*3		00000111в		
0000В4н	ICR04	Interrupt control register 04	R/W*3		00000111в		
0000В5н	ICR05	Interrupt control register 05	R/W*3		00000111в		
0000В6н	ICR06	Interrupt control register 06	R/W*3		00000111в		
0000В7н	ICR07	Interrupt control register 07	R/W*3	Interrupt	00000111в		
0000В8н	ICR08	Interrupt control register 08	R/W*3	controller	00000111в		
0000В9н	ICR09	Interrupt control register 09	R/W*3		00000111в		
0000ВАн	ICR10	Interrupt control register 10	R/W*3		00000111в		
0000ВВн	ICR11	Interrupt control register 11	R/W*3		00000111в		
0000ВСн	ICR12	Interrupt control register 12	R/W*3		00000111в		
0000ВDн	ICR13	Interrupt control register 13	R/W*3		00000111в		
0000ВЕн	ICR14	Interrupt control register 14	R/W*3		00000111в		
0000ВFн	ICR15	Interrupt control register 15	R/W*3		00000111в		
0000С0н to 0000FFн	(External area)*3						

Explanation of read/write

R/W: Readable and writable

R: Read only W: Write only

Explanation of initial values

- 0: The initial value of this bit is "0".
- 1: The initial value of this bit is "1".
- X: The initial value of this bit is undefined.
- -: This bit is unused. No initial value is defined.
- *1: Access prohibited.
- *2: The initial values are changed depending on a bus mode.
- *3: The only area available for the external access below address 0000FFH is this area. Addresses not explained in the table are "(reserved area)"; accesses to these areas are handled accesses to internal areas. No access signal is generated for the external bus.

Note: Do not use any "(vacancy)".

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss-0.3	Vss + 4.0	V	
	Vcc5	Vss - 0.3	Vss + 7.0	V	*1
Power supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	*2
	AVRH	Vss-0.3	Vss + 4.0	V	*2
	AVRL	Vss - 0.3	Vss + 4.0	V	*2
Input voltage	VII	Vss - 0.3	Vcc + 0.3	V	*3
Imput voitage	Vı2	Vss-0.3	Vcc5+0.3	V	*4
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	*3
"L" level maximum output current	loL		10	mA	
"L" level average output current	Iolav		3	mA	
"L" level total maximum output current	ΣΙοι		60	mA	
"L" level total average output current	Σ lolav		30	mA	
"H" level maximum output current	Іон		-10	mA	
"H" level average output current	І онаv		-3	mA	
"H" level total maximum output current	ΣІон		-60	mA	
"H" level total average output current	ΣΙομαν		-30	mA	
Power consumption	PD		350	mW	
Operating temperature	TA	0	+70	°C	
Storage temperature	Tstg	– 55	+125	°C	

^{*1:} Vcc5 must always exceed Vcc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} AVcc, AVRH and AVRL must not exceed Vcc. Also AVRL must not exceed AVRH.

^{*3:} V_{11} and V_{0} must not exceed V_{CC} + 0.3 V_{c}

^{*4:} V₁₂ must not exceed Vcc5 + 0.3 V.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
r ai ailletei	Symbol	Min.	Max.	Offic	Remarks
Power supply voltage	Vcc	3.0	3.6	V	Normal operation
	Vcc	3.0	3.6	V	Maintaining the stop status
	Vcc5	4.5	5.5	V	
Operating temperature	TA	0	+70	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

 $(Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Dovementor	Cumab al	Din nama	Canditian	Va	lue	l lm:4	Domonico
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
	V _{IH2}	_		0.7 Vcc	Vcc5 + 0.3	V	TTL input
"H" level input	Vihis	P60 to P63, P65 to P67, P70		0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input
voltage	V _{IH2S}	_		0.8 Vcc	Vcc5 + 0.3	V	CMOS hysteresis input
	VIH2S5	RST, HST		0.8 Vcc5	Vcc5 + 0.3	V	CMOS hysteresis input
	VIHM	MD0 to MD2		0.7 Vcc5	Vcc5 + 0.3	V	CMOS input
	V _{IL2}	_	_	Vss - 0.3	0.2 Vcc	V	TTL input
"L" level input	VIL1S	P60 to P63, P65 to P67, P70		Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input
voltage	V _{IL2} S	_		Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input
	VIL2S5	RST, HST		Vss - 0.3	0.2 Vcc5	V	CMOS hysteresis input
	VILM	MD0 to MD2		Vss - 0.3	0.2 Vcc5	V	CMOS input
"H" level output voltage	Vон	All ports except port 6	$V_{CC} = 3.0 \text{ V}$ $I_{OH} = -1.6 \text{ mA}$	Vcc - 0.3	_	V	
"L" level output voltage	Vol	All ports	Vcc = 3.0 V loL = 2.0 mA	_	0.4	V	
	I _{IH1}	MD0 to MD2	Vcc = 3.6 V Vcc5 = 5.5 V VH = 0.7 Vcc5	_	-10	μΑ	CMOS input
"H" level input	I _{IH2}	_	Vcc = 3.6 V Vcc5 = 5.5 V Vih = 2.2 V	_	-10	μΑ	TTL input
current	Іїнз	Except port 6, RST, HST	Vcc = 3.6 V Vcc5 = 5.5 V VH = 0.8 Vcc	_	-10	μΑ	CMOS hysteresis input
	I _{IH4}	P60 to P63, P65 to P67	Vcc = 3.6 V Vcc5 = 5.5 V VH = 0.7 Vcc	_	-10	μΑ	CMOS hysteresis input Only port 6
	IIL1	MD0 to MD2	Vcc = 3.6 V Vcc5 = 5.5 V VIL = 0.3 Vcc5	_	10	μΑ	CMOS input
"L" level input	I _{IL2}	_	Vcc = 3.6 V Vcc5 = 5.5 V VIL = 0.8 V	_	10	μΑ	TTL input
current	IIL3	Except port 6, RST, HST	Vcc = 3.6 V Vcc5 = 5.5 V VIL = 0.2 Vcc	_	10	μΑ	CMOS hysteresis input
	IIL4	P60 to P63, P65 to P67	Vcc = 3.6 V Vcc5 = 5.5 V VIL = 0.3 Vcc	_	10	μΑ	CMOS hysteresis input Only port 6

(Continued)

(Continued)

 $(Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Downwater	Cumbal	Din nama	_	ondition		Value		Unit	Domorko		
Parameter	Symbol	Pin name	C	ondition	Min.	Тур.	Max.	Unit	Remarks		
	Icc1	Vcc	CPU	Vcc = 3.15 V to 3.6 V	_	_	50	mA	Flash memory read state		
	Icc1	Vcc	normal mode at	Vcc = 3.3 V ±0.15 V	_	_	45	mA	Flash memory read state		
	ICC51	Vcc5	25 MHz	_	_	_	33	mA	Flash memory read state		
	Icc2	Vcc	CPU normal	Vcc = 3.15 V to 3.6 V	_		50	mA	Flash memory program/erase state		
Power supply current*1	Icc2	Vcc		normal mode at	normal mode at	normal mode at	Vcc = 3.3 V ±0.15 V	_	_	45	mA
Iccs2 Vcc	Vcc5	20 1411 12	_		_	53	mA	Flash memory program/erase state			
	Iccs	Vcc	CPU slee	PU sleep mode t 25 MHz		_	20	mA			
	Icc5S	Vcc5	At 25 MH			_	5	mA			
	Іссн	Vcc	CPU stop	mode	_	_	100	μΑ			
	Ісс5н	Vcc5	$T_A = +25^{\circ}$	С	_		100	μΑ			
Input capacitance	Cin	Except Vcc, Vcc5, Vss		_	_	10		pF			
Pull-up resistor	Rpull	RST	Vcc = 3.3 V Vcc5 = 5.0 V		22	_	220	kΩ			
Open-drain output leakage voltage	ILEAK	Port 6	_		_	_	10	μΑ			
Low Vcc5 lock voltage*2	VLKO	_		_	TBD	_	3.6	V			

^{*1:} Because the current values are tentative values, they are subject to change without notice due to our efforts to improve the characteristics of these devices.

^{*2:} To prevent improper commands from being activated during rise and fall of Vcc5, the internal Vcc5 detection circuit of the flash memory allows only read accesses and ignores write accesses while Vcc5 is lower than VLKO.

4. Flash Memory Programming/Eraseing Characteristics

 $(Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Condition		Value		Unit	Remarks
Parameter	Condition	Min.	Тур.	Max.	Offic	Kemarks
Sector eraseing time		_	1.5	13.5	sec	Except for the write time before internal erase operation
Chip eraseing time	T _A = +25°C, Vcc = 3.3 V,	_	_	27.0	sec	Except for the write time before internal erase operation
Byte programmimg time	Vcc = 3.3 V, Vcc5 = 5.0 V	_	16	_	μs	Except for the over head time of the system
Chip programming time		_	2.1	_	sec	Except for the over head time of the system
Erase/program cycle	_	100	_	_	cycles	


^{*:} The internal automatic algorithm continues operations for up to 48 ms, for each 1-byte writing operation.


5. AC Characteristics

(1) Clock Timing

(Vcc = 3.3 V ± 0.3 V, Vcc5 = 5.0 V ± 0.5 V, AVss = Vss = 0.0 V, TA = 0°C to +70°C)

Doromotor	Symbol Pin name		Condition	Va	lue	Unit	Remarks
Parameter			Condition	Min.	Max.	Ullit	Remarks
Clock fraguency	Fc	X0, X1	Vcc = 3.15 V to 3.6 V	_	50	MHz	
Clock frequency	Fc	X0, X1	Vcc = 3.3 V ±0.3 V	_	40	MHz	
Clock cycle time	t c	X0, X1		1/Fc	_	ns	
Input clock pulse width	Pwh, PwL	X0	_	10	_	ns	
Input clock rising/falling time	tcr, tcf	X0		_	8	ns	






(2) Clock Output Timing

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
	Symbol	riii iiaiiie	Condition	Min.	Max.	Offic	Remarks
Cycle time	tcyc	CLK		2 tc*	_	ns	
$CLK \uparrow \to CLK \downarrow$	t chcL	CLK	_	1 tcyc/2 - 15	1 tcyc/2 + 15	ns	

^{*:} For information on tc (clock cycle time), see "(1) Clock Timing."




(3) Reset and Hardware Standby Input

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
	Syllibol	FIII IIaiiie	Condition	Min.	Max.		Remarks
Reset input time	t rstl	RST		5 tcyc*	_	ns	
Hardware standby input time	t HSTL	HST		5 t cyc*	_	ns	

^{*:} For information on teye (cycle time), see "(2) Clock Output Timing."

Note: When hardware standby input is given, the machine cycle is simultaneously selected to be divide-by-32.




(4) Power-on Reset

 $(AVss = Vss = 0.0 V, T_A = 0^{\circ}C to +70^{\circ}C)$

Doromotor	Symbol	Pin name	Condition	Val	lue	Unit	Remarks
Parameter	Syllibol	riii iiaiiie		Min.	Max.	Onit	Remarks
Power supply rising time	t R	Vcc, Vcc5		_	30	ms	*
Power supply cut-off time	toff	Vcc, Vcc5		1	_	ms	

^{*:} Before the power supply rising, Vcc must be lower than 0.2 V.

Note: The above standards are the values needed in order to activate a power-on reset.




(5) Bus Read Timing

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Davamatas	Cumbal	Din nome	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
Address cycle time	tacyc	AN23 to AN00		2 tcyc* - 10	_	ns	
Valid address \rightarrow \overline{RD} ↓ time	tavrl	AN23 to AN00		1 tcyc*/2 - 13	_	ns	
RD pulse width	t rlrh	RD		1 tcyc* - 20	_	ns	
$\overline{RD} \downarrow \to data$ read time	trldv	D15 to D00		_	1 tcyc* - 30	ns	
$\begin{array}{c} \text{Valid address} \rightarrow \text{data read} \\ \text{time} \end{array}$	tavdv	D15 to D00	_	_	3 tcyc*/2 - 30	ns	
$\overline{RD} \uparrow \to data \; hold \; time$	t RHDX	D15 to D00		0	_	ns	
$\overline{RD} \uparrow \to address \ valid \ time$	t RHAX	AN23 to AN00		1 tcyc*/2 - 20	_	ns	
Valid address → CLK ↑ time	tavch	AN23 to AN00, CLK		1 tcyc*/2 - 20	_	ns	
$\overline{RD} \downarrow \to CLK \downarrow time$	t rlcl	RD, CLK		1 tcyc*/2 - 20	_	ns	

^{*:} For information on toyc (cycle time), see "(2) Clock Output Timing."




(6) Bus Write Timing

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
rarameter				Min.	Max.	Oiii	
Valid address $ ightarrow \overline{WR} \downarrow$ time	tavwl	AN23 to AN00		1 tcyc*/2 - 13	_	ns	
WR pulse width	twlwh	WRL, WRH		1 tcyc* - 20	_	ns	
Write data $\rightarrow \overline{WR} \uparrow time$	tоvwн	D15 to D00		1 tcyc* - 33	_	ns	
$\overline{WR} \uparrow \to Data \; hold \; time$	twhox	D15 to D00	_	1 tcyc*/2 - 15	_	ns	
$\overline{WR} \uparrow \to Address$ valid time	twhax	AN23 to AN00		1 tcyc*/2 - 15	_	ns	
$\overline{\mathbb{WR}} \uparrow \to CLK \downarrow time$	twlcl	WRL, WRH, CLK		1 tcyc*/2 – 20	_	ns	

^{*:} For information on toyc (cycle time), see "(2) Clock Output Timing."




(7) Ready Input Timing

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
	Syllibol	i ili ilalile	Condition	Min.	Max.	Oilit	Remarks
RDY setup time	t RYHS	RDY	Source oscillation	15	38	ns	
RDY hold time	t RYHH	RDY	50 MHz	0	38	ns	

Note: If the RDY setup time is insufficient, use the auto ready function.




(8) Hold Timing

 $(Vcc = 3.0 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Doromotor	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	riii iiaiiie	Condition	Min.	Max.	Oilit	Remarks
Pin floating $\rightarrow \overline{\text{HAK}} \downarrow \text{time}$	t xhal	HAK		30	1 t cyc*	ns	
\overline{HAK} time $\uparrow \to Pin$ valid time	t HAHV	HAK	_	1 tcyc*	2 tcyc*	ns	

^{*:} For information on toyc (cycle time), see "(2) Clock Output Timing."

Note: At least one cycle is required from the time when HRQ is fetched until HAK changes.



(9) UART Timing


 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = 0^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.	Jill	Remarks
Serial clock cycle time	tscyc	_	For internal shift clock mode output pin, C∟ = 80 pF	8 tcyc*	_	ns	
$\begin{array}{c} SCK \downarrow \to SOD \; delay \\ time \end{array}$	tsLOV	_		-80	80	ns	
Valid SID \rightarrow SCK ↑	tıvsн	_		100	_	ns	
$\begin{array}{c} SCK \uparrow \to Valid \\ SID \ hold \ time \end{array}$	tshix	_		60	_	ns	
Serial clock "H" pulse width	t shsl	_	For external shift clock mode output pin, CL = 80 pF	4 t cyc*	_	ns	
Serial clock "L" pulse width	t slsh	_		4 t cyc*	_	ns	
$\begin{array}{c} SCK \downarrow \to SOD \ delay \\ time \ delay \ time \end{array}$	tsLOV	_		_	150	ns	
Valid SID \rightarrow SCK ↑	t ıvsh	_		60	_	ns	
$\begin{array}{c} SCK \uparrow \to Valid \; SID \\ hold \; time \end{array}$	t shix	_		60	_	ns	

^{*:} For information on toyc (cycle time), see "(2) Clock Output Timing."

Notes: • These are the AC characteristics for CLK synchronous mode.

[•] C_L is the load capacitance added to pins during testing.




(10) Serial I/O Timing

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Davamatav	Symbol	Din nama	Condition	Va	lue	Unit	Remarks	
Parameter	Symbol	Pin name	Condition	Min.	Min. Max.		Remarks	
Serial clock cycle time	tscyc	_		2 tcyc*	_	ns		
$\begin{array}{c} SCK \uparrow \to SOD \ delay \\ time \end{array}$	tsLOV	_	For internal shift clock	_	1 tcyc*/2	ns		
Valid SID \rightarrow SCK ↑	tıvsн	_	mode output pin, C∟ = 80 pF	-15	_	ns		
$\begin{array}{c} SCK \uparrow \to Valid \\ SID \ hold \ time \end{array}$	t shix	_		1/2 tcyc*	_	ns		

^{*:} For information on toyc (cycle time), see "(2) Clock Output Timing."

Note: C_L is the load capacitance added to pins during testing.




(11) Timer Input Timing

 $(Vcc = 3.0 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks		
raiailletei	Symbol	Fili Hallie	Condition	Min.	Max.	Oill	Nemarks		
Input pulse width	tтıwн, tтıwL	ASR0 to ASR3, TIN0 to TIN2	_	4 tcyc*	_	ns			


^{*:} For information on text (cycle time), see "(2) Clock Output Timing."



(12) Timer Output Timing

 $(Vcc = 3.0 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	Fili lialile	Condition	Min.	Max.	Offic	Remarks
$CLK \uparrow \to Change \ time$	tто	TOT0 to TOT2	$Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}$	_	40	ns	




(13) Trigger Input Timing

 $(Vcc = 3.0 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{Ta} = 0^{\circ}\text{C to} + 70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks		
Parameter	Symbol	Finitianie	Condition	Min.	Max.	Oilit	Nemarks		
Input pulse width	trgh, trgl	ATG, INT0 to INT3	_	5 t cyc*	_	ns			

^{*:} For information on toyc (cycle time), see "(2) Clock Output Timing."



6. A/D Converter Electrical Characteristics

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vcc5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = 0^{\circ}\text{C to } +70^{\circ}\text{C})$


Dovemeter	Symbol Din nome		Condition		Value		Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
Resolution	_	AN0 to AN3, AN5 to AN7		_	8, 10	10	bit	
	_	AN4			8	8	bit	
Total error	_	_			_	T.B.D	LSB	Target: ±4.0
Linearity error	_	_			_	T.B.D	LSB	Target: ±2.0
Differential linearity error	_	_		_	_	T.B.D	LSB	Target: ±1.9
Zero transition	Vот	AN0 to AN3, AN5 to AN7	_	AVRL -1.0 LSB	AVRL +1.0 LSB	AVRL +4.0 LSB	mV	
voltage	Vот	AN4		AVRL -1.0 LSB	AVRL +1.0 LSB	AVRL +1.5 LSB	mV	8-bit precision in calculation
Full-scale transition	V _{FST}	AN0 to AN3, AN5 to AN7		AVRH -4.0 LSB	AVRH -1.0 LSB	AVRH +1.0 LSB	mV	
voltage	V _{FST}	AN4		AVRH -2.0 LSB	AVRH -1.0 LSB	AVRH +1.0 LSB	mV	8-bit precision in calculation
Conversion time				1.00	_	_	μs	
Sampling period	_	_	Setup by ADCT	440	_	_	ns	
Conversion period a	_		register	120	_	_	ns	
Conversion period b	_	_	$Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}^{*1}$	120	_	_	ns	
Conversion period c	_	_		200	_	_	ns	
Analog port input current	IAIN	AN0 to AN7	_	_	0.1	3	μΑ	
Analog input voltage	_	AN0 to AN7		AVRL	_	AVRH	V	
Reference voltage	_	AVRH	A)/DLL A)/DL > 0.7	AVRL + 2.7	_	AVcc	V	
Reference voltage		AVRL	AVRH – AVRL≧ 2.7	0	_	AVRH-2.7	V	
	IA	AVcc	$AVcc = 3.3 V \pm 0.3 V$	_	7	9	mA	
Power supply	IA	AVCC	AVcc = 3.3 V ±0.15 V	_	7	8	mA	
current	las*2	_	AVcc = 3.3 V Stop mode	_	_	5	μΑ	
Reference voltage	IR	AVRH	AVcc = 3.3 V	_	1.0	1.5	mA	
supply current	I _{RS} *2	AVRH	Stop mode	_	_	5	μΑ	
Interchannel disparity	_	AN0 to AN3, AN5 to AN7	_	_	_	4	LSB	No rating for AN4 because of calculated by 8-bit precision

^{*1:} When $F_c = 50$ MHz (frequency), and the machine cycle is 4.0 ns. The minimum value of the ADCT resister is #A224, differs from that of the MB90F243.

Notes: • The smaller | AVRH – AVRL |, the greater the error would become relatively.

^{*2:} Current when the A/D converter is not operating and the CPU is stopped.

[•] If the output impedance of the external circuit for the analog input is high, sampling period might be insufficient. When the sampling period set at near the minimum value, the output impedance of the external circuit should be less than approximately 300 Ω .



6. A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter. When the number of bits is 10, analog voltage can be divide into 2^{10} .

• Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics

• Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit: LSB)

The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, non-linearity error, differential linearity error, and noise



■ INSTRUCTIONS (412 INSTRUCTIONS)

Table 1 Explanation of Items in Table of Instructions

Item	Explanation
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. See Table 4 for details about meanings of letters in items.
В	Indicates the correction value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.
Operation	Indicates operation of instruction.
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. Z: Transfers "0". X: Extends before transferring. —: Transfers nothing.
АН	Indicates special operations involving the high-order 16 bits in the accumulator. *: Transfers from AL to AH. —: No transfer. Z: Transfers 00H to AH. X: Transfers 00H or FFH to AH by extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky
S	bit), N (negative), Z (zero), V (overflow), and C (carry). *: Changes due to execution of instruction.
Т	—: No change.
N	S: Set by execution of instruction. R: Reset by execution of instruction.
Z	
V	
С	
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.). *: Instruction is a read-modify-write instruction —: Instruction is not a read-modify-write instruction Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.

Table 2 Explanation of Symbols in Table of Instructions

Symbol	Explanation
A	32-bit accumulator The number of bits used varies according to the instruction. Byte: Low order 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL, AH
AH	High-order 16 bits of A
AL	Low-order 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
SPCU	Stack pointer upper limit register
SPCL	Stack pointer lower limit register
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir addr16 addr24 addr24 0 to 15 addr24 16 to 23	Compact direct addressing Direct addressing Physical direct addressing Bits 0 to 15 of addr24 Bits 16 to 23 of addr24
io	I/O area (000000н to 0000FFн)

(Continued)

(Continued)

Symbol	Explanation
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset value
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel ear eam	Branch specification relative to PC Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code	Notation	Address format	Number of bytes in address extemsion*
00 01 02 03 04 05 06 07	R0 RW0 RL0 R1 RW1 (RL0) R2 RW2 RL1 R3 RW3 (RL1) R4 RW4 RL2 R5 RW5 (RL2) R6 RW6 RL3 R7 RW7 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3	Register indirect	0
OC OD OE OF	@RW0 + @RW1 + @RW2 + @RW3 +	Register indirect with post-increment	0
10 11 12 13 14 15 16	@ RW0 + disp8 @ RW1 + disp8 @ RW2 + disp8 @ RW3 + disp8 @ RW4 + disp8 @ RW5 + disp8 @ RW6 + disp8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16	Register indirect with 16-bit displacemen	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 addr16	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

^{*:} The number of bytes for address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the Table of Instructions.

Table 4 Number of Execution Cycles for Each Form of Addressing

Code	Operand	(a)*
Code	Operand	Number of execution cycles for each from of addressing
00 to 07	Ri RWi RLi	Listed in Table of Instructions
08 to 0B	@RWj	1
0C to 0F	@RWj+	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 @addr16	2 2 2 1

^{*: &}quot;(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(k) *	(0	;)*	(d)*			
Operand	by	byte		ord	lo	ng		
Internal register	+	0	+	0	+	0		
Internal RAM even address	+	0	+	0	+	0		
Internal RAM odd address	+	0	+	1	+	2		
Even address not in internal RAM	+	1	+	1	+	2		
Odd address not in internal RAM	+	1	+	3	+	6		
External data bus (8 bits)	+	1	+	3	+	6		

^{*: &}quot;(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 6 Transfer Instructions (Byte) [50 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOV A, dir MOV A, addr16 MOV A, Ri MOV A, ear MOV A, eam MOV A, io MOV A, #imm8 MOV A, @A MOV A, @RLi+disp8 MOV A, @SP+disp8 MOVP A, addr24 MOVP A, @A MOVN A, #imm4	2 3 1 2 2+ 2 2 2 3 3 5 2	2 1 1 2+(a) 2 2 2 6 3 3 2	(b) (b) 0 (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RLi))+disp8) byte (A) \leftarrow ((SP)+disp8) byte (A) \leftarrow (addr24) byte (A) \leftarrow ((A)) byte (A) \leftarrow imm4	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	* * * * * * * * * * * * * * * * * * * *			11111111111	* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *			
MOVX A, dir MOVX A, addr16 MOVX A, Ri MOVX A, ear MOVX A, eam MOVX A, io MOVX A, io MOVX A, #imm8 MOVX A, @A MOVX A, @RWi+disp8 MOVX A, @RLi+disp8 MOVX A, @SP+disp8 MOVPX A, addr24 MOVPX A, @A	2 3 2 2 2+ 2 2 2 2 3 3 5	2 2 1 1 2+(a) 2 2 2 3 6 3 3	(b) (b) 0 (b) (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RVi))+disp8) byte (A) \leftarrow ((RLi))+disp8) byte (A) \leftarrow ((SP)+disp8) byte (A) \leftarrow (addr24) byte (A) \leftarrow ((A))	X X X X X X X X X X X X X X X X X X X	* * * * * * * * * * * * * * * * * * * *				* * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *			
MOV dir, A MOV addr16, A MOV Ri, A MOV ear, A MOV eam, A MOV io, A MOV @RLi+disp8, A MOV @SP+disp8, A MOVP addr24, A	2 3 1 2 2+ 2 3 3 5	2 2 1 2 2+ (a) 2 6 3 3	(b) (b) 0 (b) (b) (b) (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (eam) \leftarrow (A) byte (io) \leftarrow (A) byte ((RLi)) +disp8) \leftarrow (A) byte (addr24) \leftarrow (A)	_ _ _ _ _ _					* * * * * * * * *	* * * * * * * *			
MOV Ri, ear MOV Ri, eam MOVP @A, Ri MOV ear, Ri MOV eam, Ri MOV Ri, #imm8 MOV io, #imm8 MOV dir, #imm8 MOV ear, #imm8 MOV ear, #imm8	2 2+ 2 2+ 2 3 3 3 3+	2 3+ (a) 3 3 3+ (a) 2 3 3 2 2+ (a)	0 (b) (b) 0 (b) 0 (b) (b) 0 (b)	byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (eam) byte ((A)) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (eam) \leftarrow (Ri) byte (Ri) \leftarrow imm8 byte (io) \leftarrow imm8 byte (dir) \leftarrow imm8 byte (ear) \leftarrow imm8 byte (eam) \leftarrow imm8						* * * * * — * —	* * * * * — * —			
MOV @AL, AH	2	2	(b)	byte $((A)) \leftarrow (AH)$	_	_	ı	_	ı	*	*	ı	-	_

(Continued)

(Continued)

	Mnemonic	#	~	В	Operation	LH	АН	ı	s	Т	N	Z	٧	C	RMW
XCH	A, ear	2	3	0	byte (A) \leftrightarrow (ear)	Ζ	_	_	_	_	_	_	1	_	_
XCH	A, eam	2+	3+ (a)	2× (b)	byte $(A) \leftrightarrow (eam)$	Ζ	_	_	_	_	_	_	_	_	_
XCH	Ri, ear	2	4	0	byte (Ri) ↔ (ear)	_	_	_	_	_	_	_	_	_	_
XCH	Ri, eam	2+	5+ (a)	2× (b)	byte (Ri) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	-

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 7 Transfer Instructions (Word) [40 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOVW A, dir	2	2	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	2	(c)	word (A) ← (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	2	0	word (A) \leftarrow (SP)	_	*	_	_	_	*	*	_	-	_
MOVW A, RWi	1	1	0	word (A) \leftarrow (RWi)	_	*	_	_	_	*	*	_	-	_
MOVW A, ear	2	1	0	word (A) \leftarrow (ear)	-	*	_	_	_	*	*	_	-	_
MOVW A, eam	2+	2+ (a)	(c)	word (A) \leftarrow (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io MOVW A, @A	2 2	2 2	(c) (c)	word (A) \leftarrow (io) word (A) \leftarrow ((A))	_		_	_	_	*	*	_	_	_
MOVW A, WA	3	2	0	word (A) \leftarrow ((A)) word (A) \leftarrow imm16		*	_	_	_	*	*	_	_	_
MOVW A, @RWi+disp8	2	3	(c)	word (A) \leftarrow ((RWi) +disp8)	_	*	_	_	_	*	*	_	_	_
MOVW A, @RLi+disp8	3	6	(c)	word (A) \leftarrow ((RLi) +disp8)	_	*	_	_	_	*	*	_	_	_
MOVW A, @SP+disp8	3	3	(c)	word (A) \leftarrow ((SP) +disp8	_	*	_	_	_	*	*	_	_	_
MOVPWA, addr24	5	3	(c)	word $(A) \leftarrow (addr24)$	_	*	_	_	_	*	*	_	_	_
MOVPWA, @A	2	2	(c)	word $(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	-	-
MOVW dir, A	2	2	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	2	(c)	word (addr16) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVW SP, # imm16	4	2	Ô	word (SP) ← imm16	-	_	_	_	_	*	*	_	-	_
MOVW SP, A	1	2	0	word (SP) \leftarrow (A)	_	_	_	_	_	*	*	_	-	_
MOVW RWi, A	1	1	0	word (RWi) \leftarrow (A)	-	_	_	_	_	*	*	_	-	_
MOVW ear, A	2	2	0	word (ear) \leftarrow (A)	-	_	-	_	_	*	*	_	-	_
MOVW eam, A	2+	2+ (a)	(c)	word (eam) \leftarrow (A)	_	_	_	_	_	*	*		-	-
MOVW io, A MOVW @RWi+disp8, A	2	2	(c) (c)	word (io) \leftarrow (A) word ((RWi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RVII+dispo, A	3	6	(c)	word ((RLi) +disp8) \leftarrow (A) word ((RLi) +disp8) \leftarrow (A)		_	_	_	_	*	*	_	_	_
MOVW @SP+disp8, A	3	3	(c)	word ((NE) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVPWaddr24, A	5	3	(c)	word (addr24) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVPW @A, RWi	2	3	(c)	word $((A)) \leftarrow (RWi)'$	_	_	_	_	_	*	*	_	_	_
MOVW RWi, ear	2	2	Ô	word (RWi) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, eam	2+	3+ (a)	(c)	word (RWi) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2	3	0	word (ear) ← (RWi)	-	_	_	_	_	*	*	_	_	_
MOVW eam, RWi	2+	3+ (a)	(c)	word (eam) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2	0	word (RWi) ← imm16	-	_	-	_	_	*	*	_	_	_
MOVW io, #imm16	4	3	(c)	word (io) ← imm16	_	_	_	_	_	- *	- *	_	-	_
MOVW ear, #imm16	4	2	0	word (ear) ← imm16	-	_	-	_	_		*	_	-	_
MOVW eam, #imm16	4+	2+ (a)	(c)	word (eam) ← imm16	-	_	-	_	_	_	_	_	-	_
MOVW @AL, AH	2	2	(c)	word $((A)) \leftarrow (AH)$	-	_	-	_	_	*	*	_	_	-
XCHW A, ear	2	3	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	3+ (a)	2× (c)	word (A) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	-	_
XCHW RWi, ear	2	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	-	-
XCHW RWi, eam	2+	5+ (a)	2× (c)	word (RWi) \leftrightarrow (eam)	_	_	-	_	_	_	_	_	_	_

Note: For an explanation of "(a)" and "(c)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 8 Transfer Instructions (Long Word) [11 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
MOVL A, ear	2	1	0	long (A) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVL A, eam	2+	3+ (a)	(d)	long (A) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVL A, # imm32	5	3	O	long (A) ← imm32	_	_	_	_	_	*	*	_	_	_
MOVL A, @SP + disp8	3	4	(d)	$long(A) \leftarrow ((SP) + disp8)$	_	_	_	_	_	*	*	_	_	_
MOVPL A, addr24	5	4	(d)	long (A) ← (addr24)	_	_	_	_	_	*	*	_	_	_
MOVPL A, @A	2	3	(d)	$long(A) \leftarrow ((A))$	_	_	_	_	_	*	*	_	-	-
MOVPL@A, RLi	2	5	(d)	$long ((A)) \leftarrow (RLi)$	_	-	_	_	_	*	*	_	_	-
MOVL @SP + disp8, A	3	4	(d)	$long ((SP) + disp8) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVPL addr24, A	5	4	(d)	long (addr24) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL ear, A	2	2	0	long (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	3+ (a)	(d)	long (eam) ← (A)	_	_	-	_	_	*	*	_	_	_

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
ADD A, #imm8 ADD A, dir ADD A, ear ADD A, eam ADD ear, A ADD eam, A ADDC A ADDC A, ear ADDC A, eam ADDC A, eam ADDC A	2 2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b)	byte (A) \leftarrow (A) + imm8 byte (A) \leftarrow (A) + (dir) byte (A) \leftarrow (A) + (ear) byte (A) \leftarrow (A) + (eam) byte (ear) \leftarrow (ear) + (A) byte (eam) \leftarrow (eam) + (A) byte (A) \leftarrow (AH) + (AL) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (AH) + (AL) + (C) (Decimal)	Z Z Z Z Z Z Z Z Z Z Z		11111111		11111111	* * * * * * * * *	* * * * * * * *	* * * * * * * * *	* * * * * * * *	- - * * - -
SUB A, #imm8 SUB A, dir SUB A, ear SUB A, eam SUB ear, A SUB eam, A SUBC A SUBC A, ear SUBC A, ear SUBC A, eam SUBC A, eam SUBC A	2 2 2 2+ 2 2+ 1 2 2+ 1	2 3 2 3+ (a) 2 3+ (a) 2 2 3+ (a) 3	0 (b) 0 (b) 0 2×(b) 0 0 (b) 0	byte (A) \leftarrow (A) – imm8 byte (A) \leftarrow (A) – (dir) byte (A) \leftarrow (A) – (ear) byte (A) \leftarrow (A) – (eam) byte (ear) \leftarrow (ear) – (A) byte (eam) \leftarrow (eam) – (A) byte (A) \leftarrow (AH) – (AL) – (C) byte (A) \leftarrow (A) – (ear) – (C) byte (A) \leftarrow (A) – (eam) – (C) byte (A) \leftarrow (AH) – (AL) – (C) (Decimal)	Z Z Z Z Z Z Z Z Z Z Z					* * * * * * * * *	* * * * * * * * *	* * * * * * * * *	* * * * * * * * *	- - * * - -
ADDW A ADDW A, ear ADDW A, eam ADDW A, #imm16 ADDW ear, A ADDW eam, A ADDCW A, ear ADDCW A, eam	1 2 2+ 3 2 2+ 2 2+ 2	2 2 3+ (a) 2 3+ (a) 2 3+ (a)	0 0 (c) 0 0 2×(c) 0 (c)	word (A) \leftarrow (AH) + (AL) word (A) \leftarrow (A) + (ear) word (A) \leftarrow (A) + (eam) word (A) \leftarrow (A) + imm16 word (ear) \leftarrow (ear) + (A) word (eam) \leftarrow (eam) + (A) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) + (eam) + (C)	- - - - -	- - - - -				* * * * * * *	* * * * * * *	* * * * * * *	* * * * * * *	- - - * *
SUBW A SUBW A, ear SUBW A, #imm16 SUBW ear, A SUBW eam, A SUBCW A, ear SUBCW A, eam	1 2 2+ 3 2 2+ 2 2+	2 2 3+ (a) 2 2 3+ (a) 2 3+ (a)	0	word (A) \leftarrow (AH) - (AL) word (A) \leftarrow (A) - (ear) word (A) \leftarrow (A) - (eam) word (A) \leftarrow (A) - imm16 word (ear) \leftarrow (ear) - (A) word (eam) \leftarrow (eam) - (A) word (A) \leftarrow (A) - (ear) - (C) word (A) \leftarrow (A) - (eam) - (C)	- - - - -	- - - - -	1 1 1 1 1 1 1			* * * * * * *	* * * * * * *	* * * * * * *	* * * * * * *	- - - * *
ADDL A, ear ADDL A, eam ADDL A, #imm32 SUBL A, ear SUBL A, eam SUBL A, #imm32	2 2+ 5 2 2+ 5	5 6+ (a) 4 5 6+ (a) 4	0	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A)} + \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{imm32} \\ \\ \text{long (A)} \leftarrow \text{(A)} - \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{imm32} \\ \end{array}$	- - -	- - -		1 1 1 1 1 1		* * * * * *	* * * * * *	* * * * * *	* * * * * *	- - -

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1	_	1 1	_	_	1 1	*	*	*	_	*
DEC DEC	ear eam	2 2+	2 3+ (a)	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_ _	_		_ _	_	*	*	*	_	*
INCW INCW	ear eam	2 2+	2 3+ (a)	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	1 1	1 1	_	1 1	*	*	*	_	*
DECW DECW	• • • • • • • • • • • • • • • • • • • •	2 2+	2 3+ (a)	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	_	_		_ _	_	*	*	*	_	*
INCL INCL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	_	-	1 1	_	-	*	*	*	_	*
DECL DECL	ear eam	2 2+	4 5+ (a)	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_ _	_ _	1 1	_ _	_ _	*	*	*	<u>-</u>	*

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
CMP	Α	1	2	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	0	byte (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	2+ (a)	(b)	byte (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	O´	byte (A) – imm8	_	_	_	_	_	*	*	*	*	_
CMPW	Α	1	2	0	word (AH) – (AL)	_	_	-	_	_	*	*	*	*	_
CMPW	A, ear	2	2	0	word (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	2+ (a)	(c)	word (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	word (A) – imm16	-	_	_	_	_	*	*	*	*	-
CMPL	A, ear	2	3	0	long (A) – (ear)	_	_	-	_	_	*	*	*	*	_
CMPL	A, eam	2+	4+ (a)	(d)	long (A) – (eam)	-	_	_	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	long (A) – imm32	_	_	_	_	_	*	*	*	*	_

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 12 Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

Mnem	onic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	word (AH) /byte (AL)	_	_	_	_	_	_	_	*	*	-
DIVU	A, ear	2	*2	0	Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	_	_	_	_	_	_	_	*	*	_
DIVU	A, eam	2+	*3	*6	word (A)/byte (eam) Quotient \rightarrow byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	_	_	_	-	_	_	_	*	*	-
DIVUW	A, ear	2	*4	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	_	_	_	-	_	_	_	*	*	-
DIVUW	A, eam	2+	*5	*7	long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	_	_	_	-	_	_	_	*	*	_
MULU	Α	1	*8	0	byte (AH) \times byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	ŏ	byte $(A) \times byte (ear) \rightarrow word (A)$	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	(b)		_	_	_	_	_	_	_	_	_	_
MULUW	Α	1	*11	0	word (AH) \times word (AL) \rightarrow long (A)	-	_	_	_	_	_	_	_	_	_
MULUW	A, ear	2	*12	0	word (A) \times word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	(c)	word (A) \times word (eam) \rightarrow long (A)	_	_	_	-	_	-	_	_	-	-

For an explanation of "(b)" and "(c), refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

- *1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.
- *2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.
- *3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.
- *4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.
- *5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.
- *6: (b) when dividing into zero or when an overflow occurs, and $2 \times (b)$ normally.
- *7: (c) when dividing into zero or when an overflow occurs, and $2 \times$ (c) normally.
- *8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.
- *9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.
- *10: 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.
- *11: 3 when word (AH) is zero, and 11 when word (AH) is not 0.
- *12: 3 when word (ear) is zero, and 11 when word (ear) is not 0.
- *13: 4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

Table 13 Signed Multiplication and Division Instructions (Word/Long Word) [11 Insturctions]

Mner	nonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
DIV	Α	2	*1	0	word (AH) /byte (AL)	Z	_	_	_	_	_	_	*	*	_
DIV	A, ear	2	*2	0	Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	Z	-	-	_	_	-	_	*	*	_
DIV	A, eam	2+	*3	*6	word (A)/byte (eam)	Z	_	_	_	_	_	_	*	*	_
DIVW	A, ear A, eam	2 2+	*4 *5	0 *7	Quotient → byte (A) Remainder → byte (eam) long (A)/word (ear) Quotient → word (A) Remainder → word (ear) long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	_	1 1	1 1	_		1 1	_	*	*	- -
MUL	A	2	*8	0	()										
MUL	A, ear	2	*9	0	byte (AH) \times byte (AL) \rightarrow word (A) byte (A) \times byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MUL	A, eam	2+	*10	(b)	byte (A) \times byte (eam) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
		2	*11	O´	word $(AH) \times word (AL) \rightarrow long (A)$	_	_	_	_	_	_	_	_	_	_
MULW	•	2	*12	0	word (A) \times word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	-	-
MULW	A, eam	2+	*13	(b)	word (A) \times word (eam) \rightarrow long (A)	-	-	-	_	_	-	_	-	_	_

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- *1: 3 when dividing into zero, 8 or 18 when an overflow occurs, and 18 normally.
- *2: 3 when dividing into zero, 10 or 21 when an overflow occurs, and 22 normally.
- *3: 4 + (a) when dividing into zero, 11 + (a) or 22 + (a) when an overflow occurs, and 23 + (a) normally.
- *4: When the dividend is positive: 4 when dividing into zero, 10 or 29 when an overflow occurs, and 30 normally. When the dividend is negative: 4 when dividing into zero, 11 or 30 when an overflow occurs, and 31 normally.
- *5: When the dividend is positive: 4 + (a) when dividing into zero, 11 + (a) or 30 + (a) when an overflow occurs, and 31 + (a) normally.
 - When the dividend is negative: 4 + (a) when dividing into zero, 12 + (a) or 31 + (a) when an overflow occurs, and 32 + (a) normally.
- *6: (b) when dividing into zero or when an overflow occurs, and $2 \times$ (b) normally.
- *7: (c) when dividing into zero or when an overflow occurs, and $2 \times$ (c) normally.
- *8: 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11: 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Note: Which of the two values given for the number of execution cycles applies when an overflow error occurs in a DIV or DIVW instruction depends on whether the overflow was detected before or after the operation.

Table 14 Logical 1 Instructions (Byte, Word) [39 Instructions]

Mn	emonic	#	~	В		Operation	LH	ΑН	I	S	T	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 (b) 0 2× (b)	byte (A) byte (A) byte (ea	a) ← (A) and imm8 b) ← (A) and (ear) c) ← (A) and (eam) ar) ← (ear) and (A) am) ← (eam) and (A)	 - - -		_ _ _ _	1 1 1 1		* * * * *	* * * * *	R R R R	_ _ _ _	_ _ _ * *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 (b) 0 2× (b)	byte (A) byte (A) byte (ea	a) ← (A) or imm8 b) ← (A) or (ear) c) ← (A) or (eam) ar) ← (ear) or (A) am) ← (eam) or (A)			_ _ _ _	1 1 1 1 1		* * * *	* * * * *	R R R R	- - - -	- - * *
XOR XOR XOR XOR XOR NOT NOT	A, #imm8 A, ear A, eam ear, A eam, A A ear eam	2 2 2+ 2 2+ 1 2 2+	2	0 0 (b) 0 2× (b) 0 0 2× (b)	byte (A) byte (A) byte (ea byte (A) byte (ea	a) ← (A) xor imm8 a) ← (A) xor (ear) b) ← (A) xor (eam) ar) ← (ear) xor (A) am) ← (eam) xor (A) c) ← not (A) ar) ← not (ear) am) ← not (eam)		1111111		1111111	1111111	* * * * * * * *	* * * * * * * *	R R R R R R R R		- - * * *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A word (A word (A word (e	$A) \leftarrow (AH) \text{ and } (A)$ $A) \leftarrow (A) \text{ and imm16}$ $A) \leftarrow (A) \text{ and (ear)}$ $A) \leftarrow (A) \text{ and (eam)}$ $A) \leftarrow (A) \text{ and (A)}$ $A) \leftarrow (A) \text{ and (A)}$		11111	- - - -	1 1 1 1 1	11111	* * * * * *	* * * * * * *	R R R R R R	- - - -	- - - * *
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 2 3+ (a) 3 3+ (a)	0 0 (c) 0 2×(c)	word (A word (A word (A word (e	A) ← (AH) or (A) A) ← (A) or imm16 A) ← (A) or (ear) A) ← (A) or (eam) ear) ← (ear) or (A) eam) ← (eam) or (A)	11111	11111	- - - -	11111	11111	* * * * * *	* * * * * *	R R R R R R	- - - -	_ _ _ * *
XORW XORW XORW	A, #imm16 A, ear A, eam ear, A eam, A A	1 3 2 2+ 2 2+ 1 2 2+	2 2 2 3+ (a) 3 3+ (a) 2 2 3+ (a)	0 0 (c) 0 2×(c) 0 0 2×(c)	word (A word (A word (e word (e word (A word (e	$A) \leftarrow (AH) \text{ xor } (A)$ $A) \leftarrow (A) \text{ xor imm16}$ $A) \leftarrow (A) \text{ xor (ear)}$ $A) \leftarrow (A) \text{ xor (eam)}$ $A) \leftarrow (A) \text{ xor (eam)}$ $A) \leftarrow (A) \text{ xor (A)}$ $A) \leftarrow (A) \text{ cam)} \leftarrow (A)$ $A) \leftarrow (A) \text{ car)} \leftarrow (A)$ $A) \leftarrow (A) \text{ car)} \leftarrow (A)$ $A) \leftarrow (A) \text{ car)} \leftarrow (A)$			- - - - - -			* * * * * * * *	* * * * * * * * *	R R R R R R R R R	- - - - - - - - -	- - - * * *

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
ANDL ANDL	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	_	_	_	_	*	*	R R	_	1 1
ORL ORL	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_	_ _		_	_ _	*	*	R R	_	_ _
	A, ear A, eam	2 2+	5 6+ (a)	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)	<u>-</u>	_ _	_ _	_ _	_ _	*	*	R R	_	_ _

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	ı	S	T	N	Z	٧	С	RMW
NEG	Α	1	2	0	byte (A) \leftarrow 0 – (A)	Х	1	-	ı	ı	*	*	*	*	-
NEG NEG	ear eam	2 2+	2 3+ (a)		byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	_	_ _	-	-	*	*	*	*	*
NEGW	Α	1	2	0	word (A) \leftarrow 0 – (A)	_	-	-	-	-	*	*	*	*	-
NEGW NEGW		2 2+	2 3+ (a)		word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	1 1	_ _	1 1	1 1	*	*	*	*	*

For an explanation of "(a)", "(b)" and "(c)" and refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Absolute Value Instructions (Byte/Word/Long Word) [3 Insturctions]

Mnemonic	#	~	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
ABS A	2	2	0	byte (A) ← absolute value (A)	Ζ	_	_	_	_	*	*	*	_	_
ABSW A	2	2	0	word (A) ← absolute value (A)	_	_	_	_	_	*	*	*	_	_
ABSL A	2	4	0	long $(A) \leftarrow$ absolute value (A)	-	_	_	_	_	*	*	*	_	_

Table 18 Normalize Instructions (Long Word) [1 Instruction]

Mnemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
NRML A, R0	2	*	0	long (A) ← Shifts to the position at which "1" was set first byte (R0) ← current shift count	-	_	-	-	*	_	-	-	_	ı

^{*:5} when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

Table 19 Shift Instructions (Byte/Word/Long Word) [27 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
RORC A	2	2	0	byte (A) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC A	2	2	0	byte (A) ← Left rotation with carry	_	_	_	_	-	*	*	-	*	_
RORC ear	2	2	0	byte (ear) ← Right rotation with carry	_	_	_	_	-	*	*	-	*	*
RORC eam	2+	3+ (a)	2× (b)	byte (eam) ← Right rotation with carry	_	_	-	_	_	*	*	_	*	*
ROLC ear	2	2	0	byte (ear) ← Left rotation with carry	_	_	_	_	_	*	*	_	*	*
ROLC eam	2+	3+ (a)	2× (b)	byte (eam) ← Left rotation with carry	_	_	_	_	_	*	*	_	*	*
ASR A, R0	2	*1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	0	byte (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSL A, R0	2	*1	0	byte (A) ← Logical left barrel shift (A, R0)	_	_	_	_	_	*	*	_	*	_
ASR A, #imm	8 3	*3	0	byte (A) ← Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSR A, #imm	8 3	*3	0	byte (A) ← Logical right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSL A, #imm	8 3	*3	0	byte (A) ← Logical left barrel shift (A, imm8)	_	_	_	_	_	*	*	_	*	_
ASRW A	1	2	0	word (A) ← Arithmetic right shift (A, 1 bit)	_	_	-	_	*	*	*	١	*	_
LSRW A/SHRW	-	2	0	word (A) ← Logical right shift (A, 1 bit)	_	_	_	_	*	R	*	_	*	_
LSLW A/SHLW /	1	2	0	word (A) ← Logical left shift (A, 1 bit)	_	_	_	_	_	*	*	_	*	_
ASRW A, R0	2	*1	0	word (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	0	word (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLW A, R0	2	*1	0	word (A) ← Logical left barrel shift (A, R0)	_	_	-	_	_	*	*	_	*	_
ASRW A, #imm	8 3	*3	0	word (A) \leftarrow Arithmetic right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSRW A, #imm	8 3	*3	0	word (A) ← Logical right barrel shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSLW A, #imm	8 3	*3	0	word (A) \leftarrow Logical left barrel shift (A, imm8)	_	_	_	_	_	*	*	_	*	_
ASRL A, R0	2	*2	0	long (A) ← Arithmetic right shift (A, R0)	-	-	_	-	*	*	*	-	*	_
LSRL A, R0	2	*2	0	long (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLL A, R0	2	*2	0	long (A) ← Logical left barrel shift (A, R0)	_	_	_	_	-	*	*	-	*	-
ASRL A, #imn		*4	0	long (A) \leftarrow Arithmetic right shift (A, imm8)	_	_	_	_	*	*	*	_	*	_
LSRL A, #imm		*4	0	long (A) \leftarrow Logical right barrel shift (A, imm8)	_	_	_	-	*	*	*	_	*	_
LSLL A, #imn	8 3	*4	0	long (A) ← Logical left barrel shift (A, imm8)	_	-	_	-	-	*	*	-	*	_

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 3} when R0 is 0, 3 + (R0) in all other cases.

^{*2: 3} when R0 is 0, 4 + (R0) in all other cases.

^{*3: 3} when imm8 is 0, 3 + (imm8) in all other cases.

^{*4: 3} when imm8 is 0, 4 + (imm8) in all other cases.

Table 20 Branch 1 Instructions [31 Instructions]

Mne	monic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
BZ/BEC	Q rel	2	*1	0	Branch when (Z) = 1	_	_	_	_	_	_	_	_	_	_
BNZ/BN	NE rel	2	*1	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLC) rel	2	*1	0	Branch when $(C) = 1$	_	_	_	_	_	_	_	_	_	_
BNC/BI	HS rel	2	*1	0	Branch when $(C) = 0$	_	_	_	_	_	_	_	_	_	_
BN	rel	2	*1	0	Branch when $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BP	rel	2	*1	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV	rel	2	*1	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV	rel	2	*1	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT	rel	2	*1	0	Branch when $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT	rel	2	*1	0	Branch when $(T) = 0$	_	_	_	_	_	_	_	_	_	_
BLT	rel	2	*1	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BGE	rel	2	*1	0	Branch when (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE	rel	2	*1	0	((V) xor(N)) or(Z) = 1	_	_	_	_	_	_	_	_	_	_
BGT	rel	2	*1	0	$(\dot{V}) \times (\dot{V}) \times ($	_	_	_	_	_	_	_	_	_	_
BLS	rel	2	*1	0	Branch when (C) or (Z) = 1	_	_	_	_	_	_	_	_	_	_
BHI	rel	2	*1	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA	rel	2	*1	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	_
JMP	@A	1	2	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	2	0	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
JMP	@ear	2	3	0	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
JMP	@eam	2+	4+ (a)	(c)	word (PC) \leftarrow (eam)	_	_	_	_	_	_	_	_	_	_
JMPP	@ear *3	2	3 ′	`o´	word ($\stackrel{\frown}{PC}$) $\stackrel{\frown}{\leftarrow}$ (ear), ($\stackrel{\frown}{PCB}$) $\stackrel{\frown}{\leftarrow}$ (ear +2)	_	_	_	_	_	_	_	_	_	_
JMPP	@eam *3	2+	4+ (a)	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	_	_	_	_
JMPP	addr24	4	3 ′	`o´	word (PC) ← ad24 0 to 15	_	_	_	_	_	_	_	_	_	_
					(PCB) ← ad24 16 to 23										
CALL	@ear *4	2	4	(c)	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
CALL	@eam *4	2+	5+ (a)	2× (c)	word (PC) ← (eam)	_	_	_	_	_	_	_	_	_	_
CALL	addr16 *5	3	5	(c)	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
	#vct4 *5	1	5	2× (c)	Vector call linstruction	_	_	_	_	_	_	_	_	_	_
	@ear *6	2	7	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
					(PCB) ← (ear) 16 to 23										
CALLP	@eam *6	2+	8+ (a)	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	_	_	_	_	_
			, ,		(PCB) ← (eam) 16 to 23										
CALLP	addr24 *7	4	7	2× (c)	word (PC) ← addr 0 to 15, (PCB) ← addr 16 to 23	_	_	-	-	_	-	_	-	-	_

For an explanation of "(a)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 3} when branching, 2 when not branching.

^{*2:} $3 \times (c) + (b)$

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: Read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: Read (long word) branch address.

^{*7:} Save (long word) to stack.

Table 21 Branch 2 Instructions [20 Instructions]

emonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
A, #imm8, rel	3	*1	0	Branch when byte (A) ≠ imm8	_	_	_	-	_	*	*	*	*	_
A, #imm16, rel	4	*1	0	Branch when byte (A) ≠ imm16	_	_	_	_	_	*	*	*	*	_
ar #imm8 rel	1	*1	0	Branch when byte (ear) ≠ imm8						*	*	*	*	_
	•	-								*	*	*	*	
		*3								*	*	*	*	
	_		_							*	*	*	*	
am, #immo, rei	5+	*2	(6)	Branch when word (earn) ≠ imin ro	_	_	_	_	_					_
ear, rel	3	*4	0	Branch when byte (ear) = $(ear) = 1$	_	_	-	-	-	*	*	*	_	_
am. rel	3+	*2	2× (b)		_	_	_	_	_	*	*	*	_	*
		_		(eam) – 1, and (eam) ≠ 0										
ar, rel	3	*4	0		-	_	-	_	_	*	*	*	-	_
	_		- ()											*
eam, rel	3+	4.4	2× (c)		_	_	_	_	_	*	*	*	_	*
				(eam) – 1, and (eam) ≠ 0										
tvct8	2		8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
					_	_			_	_	_	_	_	_
					_	_			_	_	_	_	_	_
	1	11			_	_			_	_	_	_	_	_
	1				_	_	*	*	*	*	*	*	*	_
	2	6	*5	Return from interrupt	_	_	*	*	*	*	*	*	*	_
imm8	2		(c)	At constant entry, save old	_	_	_	-	_	_	_	_	-	_
		E												
		5												
	4		(c)											
	ı	4	(0)		_	_	_	_	_	_	_	_	_	_
		5		mame pointer from stack.										
	1		(c)	Return from subroutine	_	_	_	_	_	_	_	_	_	_
	1		(d)	Return from subroutine	_	_	_	_	_	_	_	_	_	_
	, #imm8, rel , #imm16, rel ar, #imm8, rel am, #imm8, rel ar, #imm16, rel am, #imm16, rel ar, rel am, rel am, rel am, rel vct8 ddr16 ddr24	, #imm8, rel , #imm8, rel , #imm8, rel ar, #imm8, rel ar, #imm16, rel arm, #imm16, rel arm, rel 3 arm, rel 2 ddr16 ddr24 4 1 1 2 2 imm8 2	, #imm8, rel , #imm8, rel , #imm8, rel ar, #imm8, rel ar, #imm16, rel arm, #imm16, rel arm, rel 3 *4 ar, rel 3 *4 ar, rel 3 *4 ar, rel 3+ *2 ar, rel 3+ *2 ar, rel 3+ *4 arm, rel 3+ *2 ar, rel 3+ *4 imm8 2 imm8 2 5 1 4 5 1	, #imm8, rel , #imm8, rel , #imm8, rel ar, #imm8, rel am, #imm16, rel am, #imm16, rel am, #imm16, rel am, rel 3 *4 0 ar, rel 5 *5 *5 *5 *5 *5 *5 *5 *5 *5 *5 *5 *5 *	x, #imm8, rel x, #imm16, r	, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8 - ar, #imm8, rel 4 *1 0 Branch when byte (A) ≠ imm8 - ar, #imm8, rel 4 *3 0 Branch when byte (ear) ≠ imm8 - ar, #imm16, rel *3 0 Branch when byte (ear) ≠ imm8 - ar, #imm16, rel *3 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 - ar, rel 3 *4 0 Branch when byte (ear) ≠ imm16 -	, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8	, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8	, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8 - <td>, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8</td> <td>, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8</td> <td>, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8 -<td>#imm8, rel 3 **1 0 Branch when byte (A) ≠ imm8 - - - - - *<td>#imm8, rel 3 **1 0 Branch when byte (A) ≠ imm8 -</td></td></td>	, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8	, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8	, #imm8, rel 3 *1 0 Branch when byte (A) ≠ imm8 - <td>#imm8, rel 3 **1 0 Branch when byte (A) ≠ imm8 - - - - - *<td>#imm8, rel 3 **1 0 Branch when byte (A) ≠ imm8 -</td></td>	#imm8, rel 3 **1 0 Branch when byte (A) ≠ imm8 - - - - - * <td>#imm8, rel 3 **1 0 Branch when byte (A) ≠ imm8 -</td>	#imm8, rel 3 **1 0 Branch when byte (A) ≠ imm8 -

For an explanation of "(b)", "(c)" and "(d)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 4} when branching, 3 when not branching

^{*2: 5} when branching, 4 when not branching

^{*3: 5 + (}a) when branching, 4 + (a) when not branching

^{*4: 6 + (}a) when branching, 5 + (a) when not branching

^{*5:} $3 \times (b) + 2 \times (c)$ when an interrupt request is generated, $6 \times (c)$ when returning from the interrupt.

^{*6:} High-speed interrupt return instruction. When an interrupt request is detected during this instruction, the instruction branches to the interrupt vector without performing stack operations when the interrupt is generated.

^{*7:} Return from stack (word)

^{*8:} Return from stack (long word)

Table 22 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mne	monic	#	~	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
PUSHW A PUSHW A PUSHW F PUSHW r	AH PS	1 1 1 2	3 3 3 *3	(c) (c) (c) *4	$\begin{aligned} & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ & (\text{SP}) \leftarrow (\text{SP}) - 2\text{n}, ((\text{SP})) \leftarrow (\text{rlst}) \end{aligned}$	_ _ _ _			_ _ _ _	- - -	_ _ _ _	_ _ _ _		_ _ _ _	- - -
POPW F	A AH PS rlst	1 1 1 2	3 3 3 *2	(c) (c) (c) *4	$\begin{aligned} & \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) \end{aligned}$	_ _ _ _	*	- * -	- * -	- * -	- * -	- * -	- * -	- * -	- - -
JCTX (@A	1	9	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
	CCR, #imm8 CCR, #imm8	2	3	0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	_	_	*	*	*	*	*	*	*	_
MOV RP, MOV ILM		2	2 2	0 0	byte (RP) ← imm8 byte (ILM) ← imm8	_	_	_	_		_ _	_ _	_	_	_
MOVEA F MOVEA F MOVEA F	RWi, eam A, ear	2 2+ 2 2+	3 2+ (a) 2 1+ (a)	0 0 0 0	word (RWi) ← ear word (RWi) ← eam word(A) ← ear word (A) ← eam	_ _ _ _	- * *		_ _ _ _		_ _ _ _	_ _ _ _		- - -	- - -
ADDSP #		2	3	0	word (SP) \leftarrow ext (imm8) word (SP) \leftarrow imm16	_	_	_	_	-	_	_ _	_	_	_ _
MOV b	A, brgl org2, A org2, #imm8	2 2 3	*1 1 2	0 0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A) byte (brg2) \leftarrow imm8	Z - -	* -	1 1	_ _ _	- - -	* *	* *		- - -	- - -
NOP ADB DTB PCB SPB NCC CMR		1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0	No operation Prefix code for AD space access Prefix code for DT space access Prefix code for PC space access Prefix code for SP space access Prefix code for no flag change Prefix code for the common register bank	_ _ _ _ _			- - - - -	111111					- - - - -
		4 4 2 2	2 2 2 2	0 0 0 0	word (SPCU) ← (imm16) word (SPCL) ← (imm16) Stack check operation enable Stack check operation disable	_ _ _ _		1 1 1 1	- - -		_ _ _ _	_ _ _ _		_ _ _	- - -
BTSCN A BTSCNDA	4	2 2 2	*5 *6 *7	0 0 0	byte (A) \leftarrow position of "1" bit in word (A) byte (A) \leftarrow position of "1" bit in word (A) \times 2 byte (A) \leftarrow position of "1" bit in word (A) \times 4	Z Z Z		- - -	- - -	1 1 1	_ _ _	* *		- - -	_ _ _

For an explanation of "(a)" and "(c)", refer to Tables 4 and 5.

*1: PCB, ADB, SSB, USB, and SPB: 1 cycle DTB: 2 cycles DPR: 3 cycles

*2: 3 + 4 × (pop count) *3: 3 + 4 × (push count) *4: Pop count \times (c), or push count \times (c)

*5: 3 when AL is 0, 5 when AL is not 0.

*6: 4 when AL is 0, 6 when AL is not 0.

*7: 5 when AL is 0, 7 when AL is not 0.

Table 23 Bit Manipulation Instructions [21 Instructions]

Mr	nemonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
MOVB MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	3 3 3	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	_ _ _	_ _ _	_ _ _	* *	* *	_ _ _		_ _ _
MOVB MOVB MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	4 4 4		bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	- - -	_ _ _	- - -	_ _ _	- - -	* *	* *	_ _ _		* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	2× (b) 2× (b) 2× (b)		- - -	_ _ _	- - -	- - -	- - -	- - -		_ _ _		* * *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	4 4 4		bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	- - -	_ _ _	- - -	- - -	- - -	- - -		- - -		* * *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	- - -	_ _ _	- - -	_ _ _	- - -	- - -	* *	_ _ _		- - -
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	- - -	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	* *	_ _ _	1 1 1	- - -
SBBS	addr16:bp, rel	5	*2	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	_	*
WBTS	io:bp	3	*3	*4	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC	io:bp	3	*3	*4	Wait until (io:bp) b = 0	_	_	_	_	_	_	-	_	-	_

For an explanation of "(b)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

^{*1: 5} when branching, 4 when not branching

^{*2: 7} when condition is satisfied, 6 when not satisfied

^{*3:} Undefined count

^{*4:} Until condition is satisfied

Table 24 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
SWAP	1	3	0	byte (A) 0 to 7 \leftarrow \rightarrow (A) 8 to 15	_	-	_	_	_	_	_	_	_	-
SWAPW	1	2	0	word $(AH) \leftarrow \rightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	Byte code extension	Χ	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	Word code extension	_	Χ	_	_	_	*	*	_	_	_
ZEXT	1	1	0	Byte zero extension	Ζ	_	_	_	_	R	*	_	_	_
ZEXTW	1	2	0	Word zero extension	_	Z	_	-	_	R	*	_	ı	_

Table 25 String Instructions [10 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	ı	S	Т	N	Z	V	С	RMW
MOVS/MOVSI	2	*2	*3	Byte transfer @AH+ ← @AL+, counter = RW0	_	-	_	_	_	_	_	_	_	_
MOVSD	2	*2	*3	Byte transfer $@AH-\leftarrow @AL-$, counter = RW0	_	_	-	_	_	_	_	_	_	_
SCEQ/SCEQI	2	*1	*4	Byte retrieval @AH+ – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*4	Byte retrieval @AH AL, counter = RW0	_	_	-	_	_	*	*	*	*	_
FILS/FILSI	2	5m +3	*5	Byte filling @AH+ ← AL, counter = RW0	_	ı	_	_	_	*	*	_	I	_
MOVSW/MOVSWI	2	*2	*6	Word transfer @AH+ ← @AL+, counter = RW0	_	ı	_	_	_	_	_	_	_	_
MOVSWD	2	*2	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	_	_	-	-	_	_	_	_	_	_
SCWEQ/SCWEQI	2	*1	*7	Word retrieval @AH+ – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*7	Word retrieval @AHAL, counter = RW0	_	_	-	-	_	*	*	*	*	_
FILSW/FILSWI	2	5m +3	*8	Word filling @AH+ ← AL, counter = RW0	_	_	_	-	_	*	*	_	-	_

m: RW0 value (counter value)

^{*1: 3} when RW0 is 0, 2 + $6 \times$ (RW0) for count out, and 6n + 4 when match occurs

^{*2: 4} when RW0 is 0, $2 + 6 \times (RW0)$ in any other case

^{*3: (}b) \times (RW0)

^{*4: (}b) \times n

^{*5: (}b) × (RW0)

^{*6: (}c) \times (RW0)

^{*7: (}c) × n

^{*8: (}c) × (RW0)

Table 26 Multiple Data Transfer Instructions [18 Instructions]

N	/Inemonic	#	~	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOVM	@A, @RLi, #imm8	3	*1	*3	Multiple data trasfer byte $((A)) \leftarrow ((RLi))$	_	-	١	_	_	_	_	_	_	_
MOVM	@A, eam, #imm8	3+	*2	*3	Multiple data trasfer byte $((A)) \leftarrow (eam)$	_	_	_	_	_	_	_	_	_	_
MOVM	addr16, @RLi, #imm8	5	*1	*3	Multiple data trasfer byte (addr16) ← ((RLi))	_	_	_	_	_	_	_	_	_	_
MOVM	addr16, eam, #imm8	5+	*2	*3	Multiple data trasfer byte (addr16) ← (eam)	_	_	_	_	_	_	_	_	_	_
MOVMW	@A, @RLi, #imm8	3	*1	*4	Multiple data trasfer word $((A)) \leftarrow ((RLi))$	_	_	_	_	_	_	_	_	_	_
MOVMW	@A, eam, #imm8	3+	*2	*4	Multiple data trasfer word $((A)) \leftarrow (eam)$	_	_	_	_	_	_	_	_	_	_
MOVMW	addr16, @RLi, #imm8	5	*1	*4	Multiple data trasfer word (addr16) ← ((RLi))	_	_	_	_	_	_	_	_	_	_
MOVMW	addr16, eam, #imm8	5+	*2	*4	Multiple data trasfer word (addr16) ← (eam)	_	_	_	_	_	_	_	_	_	_
MOVM	@RLi, @A, #imm8	3	*1	*3	Multiple data trasfer byte ((RLi)) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVM	eam, @A, #imm8	3+	*2	*3	Multiple data trasfer byte (eam) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVM	@RLi, addr16, #imm8	5	*1	*3	Multiple data transfer byte ((RLi)) ← (addr16)	_	_	_	_	_	_	_	_	_	_
MOVM	eam, addr16, #imm8	5+	*2	*3	Multiple data transfer byte (eam) ← (addr16)	_	_	_	_	_	_	_	_	_	_
MOVMW	@RLi, @A, #imm8	3	*1	*4	Multiple data trasfer word ((RLi)) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVMW	eam, @A, #imm8	3+	*2	*4	Multiple data trasfer word (eam) \leftarrow ((A))	_	_	_	_	_	_	_	_	_	_
MOVMW	@RLi, addr16, #imm8	5	*1	*4	Multiple data transfer word ((RLi)) ← (addr16)	_	_	_	_	_	_	_	_	_	_
MOVMW	eam, addr16, #imm8	5+	*2	*4	Multiple data transfer word (eam) ← (addr16)	_	_	_	_	_	_	_	_	_	_
MOVM	bnk: addr16, *5	7	*1	*3	Multiple data transfer	_	_	_	_	_	_	_	_	_	_
	bnk: addr16, #imm8				byte (bnk:addr16) ← (bnk:addr16)										
MOVMW	bnk: addr16, *5	7	*1	*4	Multiple data transfer	_	_	_	_	_	_	_	_	_	_
	bnk: addr16, #imm8				word (bnk:addr16) ← (bnk:addr16)										

^{*1: 5 +} imm8 \times 5, 256 times when imm8 is zero.

^{*2:} $5 + imm8 \times 5 + (a)$, 256 times when imm8 is zero.

^{*3:} Number of transfers \times (b) \times 2


^{*4:} Number of transfers \times (c) \times 2

^{*5:} The bank register specified by "bnk" is the same as for the MOVS instruction.

■ ORDERING IMFORMATION

Part number	Package	Remarks
MB90F244PFT-G	80-pin Plastic TQFP (FPT-80P-M15)	

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F9807

© FUJITSU LIMITED Printed in Japan