

Data sheet acquired from Harris Semiconductor SCHS135F

CD54HC75, CD74HC75, CD54HCT75

Dual 2-Bit Bistable Transparent Latch

March 1998 - Revised October 2003

#### **Features**

- True and Complementary Outputs
- · Buffered Inputs and Outputs
- Fanout (Over Temperature Range)
  - Standard Outputs............ 10 LSTTL Loads
  - Bus Driver Outputs ........... 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

## Description

The 'HC75 and 'HC775 are dual 2-bit bistable transparent latches. Each one of the 2-bit latches is controlled by separate Enable inputs ( $\overline{1E}$  and  $\overline{2E}$ ) which are active LOW. When the Enable input is HIGH data enters the latch and appears at the Q output. When the Enable input ( $\overline{1E}$  and  $\overline{2E}$ ) is LOW the output is not affected.

## **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC75F3A	-55 to 125	16 Ld CERDIP
CD54HCT75F3A	-55 to 125	16 Ld CERDIP
CD74HC75E	-55 to 125	16 Ld PDIP
CD74HC75M	-55 to 125	16 Ld SOIC
CD74HC75MT	-55 to 125	16 Ld SOIC
CD74HC75M96	-55 to 125	16 Ld SOIC
CD74HC75NSR	-55 to 125	16 Ld SOP
CD74HC75PW	-55 to 125	16 Ld TSSOP
CD74HC75PWR	-55 to 125	16 Ld TSSOP
CD74HCT75E	-55 to 125	16 Ld PDIP
CD74HCT75M	-55 to 125	16 Ld SOIC
CD74HCT75PWT	-55 to 125	16 Ld TSSOP


NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

#### **Pinout**

CD54HC75, CD54HCT75 (CERDIP) CD74HC75 (PDIP, SOIC, SOP, TSSOP) CD74HCT75 (PDIP, SOIC, TSSOP) TOP VIEW

1Q0 1 16 1Q0 15 1Q1 1D0 2 14 TQ1 1D1 2E 13 1E Vcc 12 GND 11 2Q0 2D0 6 10 2Q0 2D1 7 2Q1 8 9 2Q1

# Functional Diagram



**TRUTH TABLE** 


INP	UTS	OUTPUTS					
D	Ē	q	Q				
L	Н	L	Н				
Н	Н	Н	L				
Х	L	Q0	Q0				

H= High Level L= Low Level

X= Don't Care

Q0 = The level of Q before the transition of  $\overline{E}$ .

## Logic Diagram



ΙĒ LE

FIGURE 1. LOGIC DIAGRAM

FIGURE 2. LATCH DETAIL

### 

#### 

### **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

#### **Thermal Information**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

## **DC Electrical Specifications**

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C TO 125°C					
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS			
HC TYPES															
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	٧			
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V			
				6	4.2	-	-	4.2	-	4.2	-	٧			
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	٧			
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	٧			
				6	-	-	1.8	-	1.8	-	1.8	٧			
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V			
Voltage CMOS Loads		V <sub>IL</sub>		4.5	4.4	-	-	4.4	-	4.4	-	٧			
				6	5.9	-	-	5.9	-	5.9	-	٧			
High Level Output			-	-	-	-	-	-	-	-	-	V			
Voltage TTL Loads			-4	4.5	3.98	i	-	3.84	-	3.7	-	V			
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V			
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	ı	ı	0.1	-	0.1	-	0.1	V			
Voltage CMOS Loads		V <sub>IL</sub>		4.5	ı	i	0.1	1	0.1	-	0.1	V			
				6	1	-	0.1	-	0.1	-	0.1	V			
Low Level Output			Ī			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	1	-	0.26	-	0.33	-	0.4	V			
			5.2	6	-	-	0.26	-	0.33	-	0.4	V			
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	1	-	±0.1	-	±1	-	±1	μА			

## DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	4	-	40	-	80	μА
HCT TYPES												
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	- 0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V <sub>CC</sub> and GND	-	5.5	-		±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	4	-	40	-	80	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 2)	V <sub>CC</sub> - 2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

#### NOTE:

### **HCT Input Loading Table**

INPUT	UNIT LOADS
D0, D1	0.8
1E, 2E	1.2

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.,  $360\mu A$  max at  $25^{\circ}C$ .

## **Prerequisite For Switching Specifications**

		TEST	v <sub>cc</sub>		25°C			-40°C TO 85°C		-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES									_		
Pulse Width Enable Input	t <sub>W</sub>	-	2	80	-	-	100	-	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
Setup Time D to Enable	t <sub>SU</sub>	-	2	60	-	-	75	-	90	-	ns
			4.5	12	-	-	15	-	18	-	ns
			6	10	-	-	13	-	15	-	ns

<sup>2.</sup> For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

## Prerequisite For Switching Specifications (Continued)

		TEST	ν <sub>cc</sub>		25°C			O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Hold Time Enable to D	t <sub>H</sub>	-	2	3	-	-	3	-	3	-	ns
			4.5	3	-	-	3	-	3	-	ns
			6	3	-	-	3	-	3	-	ns
HCT TYPES	•										
Pulse Width Enable Input	t <sub>W</sub>	-	4.5	16	-	-	20	-	24	-	ns
Setup Time D to Enable	t <sub>SU</sub>	-	4.5	12	-	-	15	-	18	-	ns
Hold Time Enable to D	t <sub>H</sub>	-	4.5	3	-	-	3	-	3	-	ns

## Switching Specifications Input $t_{\rm f},\,t_{\rm f}=6{\rm ns}$

		TEST	Vcc		25°C		-40°C T	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	110	ı	140	-	165	ns
Data to Q		C <sub>L</sub> = 50pF	4.5	-	-	22	ı	28	-	33	ns
		C <sub>L</sub> = 15pF	5	-	9	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	19	ı	24	-	28	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	130	ı	165	-	195	ns
Data to Q		C <sub>L</sub> = 50pF	4.5	-	-	26	-	33	-	39	ns
		C <sub>L</sub> = 15pF	5	-	10	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	22	-	28	-	33	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	130	-	165	-	195	ns
Enable to Q		C <sub>L</sub> = 50pF	4.5	-	-	26	-	33	-	39	ns
		C <sub>L</sub> = 15pF	5	-	10	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	22	-	28	-	33	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	130	-	165	-	195	ns
Enable to Q		C <sub>L</sub> = 50pF	4.5	-	-	26	-	33	-	39	ns
		C <sub>L</sub> = 15pF	5	-	11	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	22	-	28	-	33	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
		C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
		C <sub>L</sub> = 50pF	6	-	-	13	-	16	-	19	ns
Input Capacitance	C <sub>I</sub>	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	-	46	-	-	-	-	-	pF
HCT TYPES										•	
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	28	-	35	-	42	ns
Data to Q		C <sub>L</sub> = 15pF	5	-	11	-	-	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	28	-	35	-	42	ns
Data to Q		C <sub>L</sub> = 15pF	5	-	11	-	-	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	28	-	35	-	42	ns
Enable to Q		C <sub>L</sub> = 15pF	5		11	-	-	-	-	-	ns


#### Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

		TEST	v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	30	-	38	-	45	ns
Enable to Q		C <sub>L</sub> = 15pF	5	-	12	-	-	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	-	46	1	-	-	-	-	pF

#### NOTES:

- 3.  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per latch.
- 4.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

#### Test Circuits and Waveforms



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 3. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 5. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 4. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 6. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

## Test Circuits and Waveforms (Continued)




FIGURE 7. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS




FIGURE 8. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS





10-Jun-2014

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9075801MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9075801ME A CD54HCT75F3A	Samples
8407001EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8407001EA CD54HC75F3A	Samples
CD54HC75F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8407001EA CD54HC75F3A	Samples
CD54HCT75F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9075801ME A CD54HCT75F3A	Samples
CD74HC75E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC75E	Samples
CD74HC75EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC75E	Samples
CD74HC75M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC75M	Samples
CD74HC75M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC75M	Samples
CD74HC75MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC75M	Samples
CD74HC75MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC75M	Samples
CD74HC75PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ75	Samples
CD74HC75PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ75	Samples
CD74HC75PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ75	Samples
CD74HC75PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ75	Samples
CD74HC75PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ75	Samples
CD74HCT75E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT75E	Samples



## **PACKAGE OPTION ADDENDUM**

10-Jun-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD74HCT75EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT75E	Samples
CD74HCT75M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT75M	Samples
CD74HCT75MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT75M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component has a RohS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die adhesive used

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Jun-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC75, CD54HC75, CD74HC75, CD74HC75:

Catalog: CD74HC75, CD74HCT75

• Military: CD54HC75, CD54HCT75

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012


### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC75M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC75PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC75PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
CD74HC75M96	SOIC	D	16	2500	333.2	345.9	28.6	
CD74HC75PWR	TSSOP	PW	16	2000	367.0	367.0	35.0	
CD74HC75PWT	TSSOP	PW	16	250	367.0	367.0	35.0	

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>