## **LV5212VH**

# 8ch LED Driver




http://onsemi.com

#### Overview

The LV5212VH is a semiconductor integrated circuit that incorporates a serial input and serial or parallel output 8-stage shift register that features a CMOS structure based on Bi-CMOS process technology. The LV5212VH also contains an n-channel CMOS construction high-withstand-voltage, large-current drive 8-stage parallel output driver.

#### **Function**

- Serial input and serial or parallel output
- Enable input for output control
- Serial output enables cascade connection
- Low supply current (0.0µA typ. during standby)
- Serial input/output levels compatible with typical CMOS devices
- High-withstand-voltage LED driver with open drain output High withstand voltage (VDS < 50V) High-current drive (I<sub>O</sub> max = 300mA)
- Operating temperature range Ta = -25 to  $75^{\circ}C$



HSSOP16(275mil)

#### **Specifications**

#### **Absolute Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit				
Maximum supply voltage	V <sub>CC</sub> max	sv <sub>CC</sub>	6	٧				
Output voltage	V <sub>O</sub> max	LEDO1 to LEDO8 off	50	V				
Output current	I <sub>O</sub> max		300	mA				
Allowable power dissipation	Pd max	Ta ≤ 25°C *	1000	mW				
Operating temperature	Topr		-25 to +75	°C				
Storage temperature	Tstg		-40 to +125	°C				

<sup>\*</sup> Specified board : 114.3mm × 76.1mm × 1.6mm, glass epoxy board.

Use of the device in such a way that its ratings are exceeded may cause failures, damage and other problems.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.

<sup>\*</sup> The device must be used within the ranges warranted for its specifications so as to ensure its specified ratings (such as maximum ratings and operating condition ranges) are not exceeded even momentarily.

#### Recommended Operating Conditions at Ta = 25°C


Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>	sv <sub>CC</sub>	5.0	>
Operating supply voltage range	V <sub>CC</sub> op	sv <sub>CC</sub>	3.0 to 5.5	V
Output applied voltage	v <sub>O</sub>		50	V
Output current	IO	Duty = 45% to 55%	300	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## **Electrical Characteristics** at Ta = 25°C, $V_{CC} = 5V$

Devenuetos	0	O contilling of		11-4		
Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent current drain	I <sub>CC</sub> 1	LEDO driver off (standby)		0	5	μА
LEDO output on resistance	Ron	I <sub>O</sub> = 100mA		3		Ω
OFF leak current	lleak	V <sub>O</sub> = 50V		0	10	μΑ
Control circuit block						
H level 1	V <sub>IN</sub> H1	Input H level	$V_{CC} \times 0.8$			V
L level 1	V <sub>IN</sub> L1	Input L level	0		$V_{CC} \times 0.2$	V
H level 2	V <sub>O</sub> UTH1	SOUT IO = -1mA	V <sub>CC</sub> -0.3			V
L level 2	V <sub>O</sub> UTL1	SOUT IO = 1mA	0		0.3	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.





## **Package Dimensions**

unit: mm

#### HSSOP16 (275 mil)

CASE 943AF ISSUE A






NOTE: The measurements are not to guarantee but for reference only. Land pattern design in Fin area to be altered in response to customers' individual application.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***




XXXXX = Specific Device Code Y = Year

M = Month

DDD = Additional Traceability Data

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

## **Pin Assignment**




Top view

## **Pin Descriptions**

– • •	on pulone		
Pin No.	Pin name	I/O	Description
1	sv <sub>CC</sub>		Power supply
2	SOUT	0	shift register output (final-stage shift register)
3	LEDO4	0	LEDO4 Latch output (LEDO4 of shift register)
4	LEDO3	0	LEDO3 Latch output (LEDO3 of shift register)
5	LEDO2	0	LEDO2 Latch output (LEDO2 of shift register)
6	LEDO1	0	LEDO1 Latch output (LEDO1 of shift register)
7	SDATAIN	I	Serial input
8	XRESET	I	Reset input (shift register and latch)
9	SGND		GND
10	SCK	1	Clock input (for shift register)
11	LEDO8	0	LEDO8 Latch output (LEDO8 of shift register)
12	LEDO7	0	LEDO7 Latch output (LEDO7 of shift register)
13	LEDO6	0	LEDO6 Latch output (LEDO6 of shift register)
14	LEDO5	0	LEDO5 Latch output (LEDO5 of shift register)
15	LATCH	I	Latch input  When the latch input is held low, the LED0 output status is retained.  When a high-level is input, the LED0 outputs change when the status of the shift register changes.
16	XEN	I	Enable inputs (LEDO1 to LEDO8)  When a high-level is input, all the LED0 outputs are turned off.  When a low-level is input, the shift register data is output to LED0.
PGND1	PGND1		GND
PGND1	PGND2		GND

#### **Block Diagram**



### **Function**

The LV5212VH consists of 1) an 8-stage D-type flip-flop and 2) an 8-stage D-type flip-flop connected to the output of 1). When data is supplied to the serial data input (SDATAIN) and the clock pulse is supplied to the clock input (SCK), the serial data input signal is input to the internal shift register and the data already in the shift register shifted sequentially when the clock changes from low to high.

The serial output (SOUT) is used to connect multiple LV5212VH to expand the number of bits and is connected to the SDATAIN of the next stage. (Cascade connection supported.)

For parallel output, when the output control enable input (XEN) is low, the latch input (LATCH) changes from low to high and the clock pulse input changes from low to high, the serial data input signal is output to LED01, and the output is shifted sequentially. For parallel outputs (LED2 to LED8), the signals whose polarities inverted from those of the serial data input (SDATAIN) are output.

When the EN input is high, outputs LED01 through LED01 all turn off.

When the reset input is low, outputs LED01 through LED8 and SOUT outputs all turn off. The power must be turned on after checking that the reset input is low.


## LV5212VH

## **Pin Functions**

Pin No.	Pin Name	Pin function	Equivalent Circuit
7 10	SDATAIN SCK	Pull-down input	SUCC
8 15 16	XRESET LATCH XEN	Pull-up input	SGND
2	SOUT	SOUT output	SVCC
3 4 5 6 11 12 13 14	LEDO4 LEDO3 LEDO2 LEDO1 LEDO8 LEDO7 LEDO6 LEDO5	LEDO outputs LEDO1 to LEDO8	SV <sub>CC</sub> SGND PGND


## **Timing conditions**

Parameter	symbol	Conditions	min	typ	max	unit
Clock frequency	fs1	SCK Duty = 50%			10	MHz
Clock pulse width	twck	SCK	50			ns
Latch pulse width	twla	LATCH	50			ns
Data set up time	ts1	SDATAIN setup time relative to the rise of SCK	25			ns
Data hold time	th1	SDATAIN data hold time relative to the rise of SCK	25			ns
Clock latch time	tla1		100			ns
Input conditions 1	ton	SCK and SDATAIN rise time			100	ns
Input conditions 2	toff	SCL and SDATAIN fall time			100	ns




## **SOUT** output timings

Parameter	symbol	Conditions	min	typ	max	unit
SOUT delay time 1	tdso1	The time from a SCK falling edge to SOUT rising edge			50	MHz
SOUT delay time 2	tdso2	The time from a SCK falling edge to SOUT falling edge			50	ns




## **LEDO** output timings

Parameter	symbol	Conditions	min	typ	max	unit
LEDO delay time 1	tdled1	The time from an XEN rising edge to LEDO rising edge CL = 30pF, $I_{\rm O}$ = 100mA, $V_{\rm O}$ = 30V		100		ns
LEDO delay time 2	tdled2	The time from an XEN falling edge to LEDO falling edge CL = 30pF, $I_{\rm O}$ = 100mA, $V_{\rm O}$ = 30V		100		ns
LEDO rise time	trled	LEDO rise time CL = 30pF, I <sub>O</sub> = 100mA, V <sub>O</sub> = 30V		200		ns
LEDO fall time	tfled	LEDO fall time CL = 30pF, I <sub>O</sub> = 100mA, V <sub>O</sub> = 30V		200		ns
LEDO delay time 3	tdled3	The time from a LATCH rising edge to LEDO falling edge $CL = 30pF$ , $I_O = 100mA$ , $V_O = 30V$		200		ns




## **Application Circuit Example**


• When parallel output is used




• When serial output is used (SOUT cascade connection)



#### Allowable output current characteristics





## **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LV5212VH-MPB-H	HSSOP16 (275mil) (Pb-Free / Halogen Free)	48 / Fan-Fold
LV5212VH-TLM-H	HSSOP16 (275mil) (Pb-Free / Halogen Free)	1000 / Tape & Reel

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa