



BCM® Bus Converter BCM6123x60E10A5yzz



Isolated Fixed-Ratio DC-DC Converter

Features & Benefits

- Up to 150A continuous secondary current
- Up to 2206W/in³ power density
- 97.6% peak efficiency
- 2,250V_{DC} isolation
- Parallel operation for multi-kW arrays
- · OV, OC, UV, short circuit and thermal protection
- 6123 through-hole ChiP package
 - 2.402" x 0.990" x 0.284" (61.00mm x 25.14mm x 7.21mm)
- PMBusTM management interface*

Typical Applications

- High End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High Density Power Supplies
- Communications Systems
- Transportation

Product Ratings					
$V_{PRI} = 54V (36 - 60V)$	I_{SEC} = up to 150A				
V _{SEC} = 9V (6 – 10V) (NO LOAD)	K = 1/6				

Product Description

The BCM6123x60E10A5yzz Bus Converter (BCM®) is a high efficiency Sine Amplitude Converter (SACTM), operating from a 36 to $60V_{DC}$ primary bus to deliver an isolated, ratiometric secondary voltage from 6 to $10V_{DC}$.


The BCM6123x60E10A5yzz offers low noise, fast transient response, and industry leading efficiency and power density. In addition, it provides an AC impedance beyond the bandwidth of most downstream regulators, allowing input capacitance normally located at the input of a PoL regulator to be located at the primary side of the BCM module. With a primary to secondary K factor of 1/6, that capacitance value can be reduced by a factor of 36x, resulting in savings of board area, material and total system cost.

Leveraging the thermal and density benefits of Vicor's ChiP packaging technology, the BCM module offers flexible thermal management options with very low top and bottom side thermal impedances. Thermally-adept ChiP-based power components, enable customers to achieve low cost power system solutions with previously unattainable system size, weight and efficiency attributes, quickly and predictably.




^{*} When used with D44TL1A0 and I13TL1A0 chipset

Typical Application




BCM6123x60E10A5y00 at Point of load



BCM6123x60E10A5y01 at Point of load

Pin Configuration



Pin Descriptions

			Power Pins
Pin Number	Signal Name	Туре	Function
I1, J1, K1, L1	$+V_{PRI}$	PRIMARY POWER	Positive primary transformer power terminal
L'2	-V _{PRI}	PRIMARY POWER RETURN	Negative primary transformer power terminal
A1, D1, E1, H1, A'2, D'2, E'2, H'2	+V _{SEC}	SECONDARY POWER	Positive secondary transformer power terminal
B1, C1, F1, G1 B'2, C'2, F'2, G'2	-V _{SEC} *	SECONDARY POWER RETURN	Negative secondary transformer power terminal
		Analo	g Control Signal Pins
Pin Number	Signal Name	Туре	Function
ľ2	TM	OUTPUT	Temperature Monitor; primary side referenced signals
J′2	EN	INPUT	Enables and disables power supply; primary side referenced signals
K′2	VAUX	OUTPUT	Auxilary Voltage Source; primary side referenced signals
		PMBu	s Control Signal Pins
Pin Number	Signal Name	Туре	Function
ľ2	SER-OUT	OUTPUT	UART transmit pin; Primary side referenced signals
J′2	EN	INPUT	Enables and disables power supply; Primary side referenced signals
K′2	SER-IN	INPUT	UART receive pin; Primary side referenced signals

^{*}For proper operation an external low impedance connection must be made between listed -V_{SEC}1 and -V_{SEC}2 terminals.



Part Ordering Information

Product Function	Package Size	Package Mounting	Max Primary Input Voltage	Range Identifier	Max Secondary Voltage	Secondary Output Current	Temperature Grade	Option
ВСМ	6123	Х	60	Е	10	A5	у	ZZ
Bus Converter Module	61 = L 23 = W	T = TH S = SMT	60V	36 – 60V	10V No Load	150A	T = -40°C – 125°C M = -55°C – 125°C	 00 = Analog Ctrl 01 = PMBus Ctrl 0R = Reversible Analog Ctrl 0P = Reversible PMBus Ctrl

All products shipped in JEDEC standard high profile (0.400" thick) trays (JEDEC Publication 95, Design Guide 4.10).

Standard Models

Product Function	Package Size	Package Mounting	Max Primary Input Voltage	Range Identifier	Max Secondary Voltage	Secondary Output Current	Temperature Grade	Option
всм	6123	Т	60	E	10	A5	Т	00
всм	6123	Т	60	E	10	A5	Т	01

Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+V _{PRI_DC} to -V _{PRI_DC}		-1	80	V
V_{PRI_DC} or V_{SEC_DC} slew rate (operational)			1	V/µs
+V _{SEC_DC} to -V _{SEC_DC}		-1	15	V
TM/SER-OUT to -V _{PRI_DC}			4.6	V
EN to -V _{PRI_DC}		-0.3	5.5	V
VAUX/SER-IN to -V _{PRI_DC}			4.6	V

Electrical Specifications

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit		
	neral Powertra	in PRIMARY to SECONDARY Specification (Forward	Direction)				
Primary Input Voltage Range, (Continuous)	V _{PRI_DC}		36		60	V		
V _{PRI} μController	V _{µC_ACTIVE}	V_{PRI_DC} voltage where μC is initialized, (i.e., VAUX = Low, powertrain inactive)			14	V		
DDI to CEC Input Ouissent Current		Disabled, EN Low, V _{PRI_DC} = 54V		5		να Λ		
PRI to SEC Input Quiescent Current	I _{PRI_Q}	T _{INTERNAL} ≤ 100°C			10	mA		
		$V_{PRI_DC} = 54V$, $T_{INTERNAL} = 25^{\circ}C$		7.2	9			
PRI to SEC No Load	D	$V_{PRI_DC} = 54V$	5		14	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
Power Dissipation	P _{PRI_NL}	V _{PRI_DC} = 36V to 60V, T _{INTERNAL} = 25 °C			12	W		
		$V_{PRI_DC} = 36V$ to $60V$			17			
PRI to SEC Inrush Current Peak	I _{PRI INR PK}	V_{PRI_DC} = 60V, C_{SEC_EXT} = 6000 μ F, R_{LOAD_SEC} = 20% of full load current		30		А		
		T _{INTERNAL} ≤ 100°C			35			
DC Primary Input Current	I _{PRI_IN_DC}	At I _{SEC_OUT_DC} = 150A, T _{INTERNAL} ≤ 100°C			25.5	А		
Transformation Ratio	K	Primary to secondary, $K = V_{SEC_DC} / V_{PRI_DC}$, at no load		1/6		V/V		
Secondary Output Current (Continuous)	I _{SEC_OUT_DC}				150	А		
Secondary Output Current (Pulsed)	I _{SEC_OUT_PULSE}	10ms pulse, 25% Duty cycle, I _{SEC_OUT_AVG} ≤ 50% rated I _{SEC_OUT_DC}			180	А		
		$V_{PRI_DC} = 54V$, $I_{SEC_OUT_DC} = 150A$	= 54V, I _{SEC_OUT_DC} = 150A 96.1 96.					
PRI to SEC Efficiency (Ambient)	η_{AMB}	$V_{PRI_DC} = 36V$ to 60V, $I_{SEC_OUT_DC} = 150A$	94.5			%		
		$V_{PRI_DC} = 54V$, $I_{SEC_OUT_DC} = 75A$	96.9	97.6				
PRI to SEC Efficiency (Hot)	η_{HOT}	$V_{PRI_DC} = 54V$, $I_{SEC_OUT_DC} = 150A$	95.4	96		%		
PRI to SEC Efficiency (Over Load Range)	η _{20%}	30A < I _{SEC_OUT_DC} < 150A	90			%		
	R _{SEC_COLD}	$V_{PRI_DC} = 54V$, $I_{SEC_OUT_DC} = 150A$, $T_{INTERNAL} = -40$ °C	0.9	1.2	1.5			
PRI to SEC Output Resistance	R _{SEC_AMB}	$V_{PRI_DC} = 54V$, $I_{SEC_OUT_DC} = 150A$	1.2	1.6	2	mΩ		
	R _{SEC_HOT}	$V_{PRI_DC} = 54V$, $I_{SEC_OUT_DC} = 150A$, $T_{INTERNAL} = 100$ °C	1.6	2	2.2			
Switching Frequency	F _{SW}	Frequency of the Output Voltage Ripple = $2x F_{SW}$	0.85	0.90	0.95	MHz		
Secondary Output Voltage Ripple	V _{SEC_OUT_PP}	$C_{SEC_EXT} = 0\mu F$, $I_{SEC_OUT_DC} = 150A$, $V_{PRI_DC} = 54V$, 20MHz BW		140		mV		
)	3EC_001_FF	T _{INTERNAL} ≤ 100°C			200	1111		
Primary Input Leads Inductance (Parasitic)	L _{PRI_IN_LEADS}	Frequency 2.5MHz (double switching frequency), Simulated lead model		6.7		nH		
Secondary Output Leads Inductance (Parasitic)	L _{SEC_OUT_LEADS}	Frequency 2.5MHz (double switching frequency), Simulated lead model		0.64		nH		



Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Gene	ral Powertrain I	PRIMARY to SECONDARY Specification (Forward Di	rection) C	ont.		
Effective Primary Capacitance (Internal)	C _{PRI_INT}	Effective Value at 54V _{PRI_DC}		11.2		μF
Effective Secondary Capacitance (Internal)	C _{SEC_INT}	Effective Value at 9V _{SEC_DC}		202		μF
Effective Secondary Output Capacitance (External)	C _{SEC_OUT_EXT}	Excessive capacitance may drive module into SC protection			6000	μF
Effective Secondary Output Capacitance (External)	C _{SEC_OUT_AEXT}	$C_{SEC_OUT_AEXT}$ Max = N • 0.5 • $C_{SEC_OUT_EXT\ MAX}$, where N = the number of units in parallel				
	Powertrain l	Protection PRIMARY to SECONDARY (Forward Direc	tion)			
Auto Restart Time	t _{AUTO_RESTART}	Startup into a persistent fault condition. Non-Latching fault detection given $V_{PRI_DC} > V_{PRI_UVLO+}$	490		560	ms
Primary Overvoltage Lockout Threshold	V _{PRI_OVLO+}		63	67	71	V
Primary Overvoltage Recovery Threshold	V _{PRI_OVLO} -		61	65	69	V
Primary Overvoltage Lockout Hysteresis	V _{PRI_OVLO_HYST}			2		V
Primary Overvoltage Lockout Response Time	t _{PRI_OVLO}			100		μs
Primary Soft-Start Time	t _{PRI_SOFT-START}	From powertrain active. Fast Current limit protection disabled during Soft-Start		1		ms
Secondary Output Overcurrent Trip Threshold (Analog)	I _{SEC_OUT_OCP}		170	210	240	А
Secondary Output Overcurrent Response Time Constant	t _{SEC_OUT_OCP}	Effective internal RC filter		3		ms
Secondary Output Short Circuit Protection Trip Threshold	I _{SEC_OUT_SCP}		225			А
Secondary Output Short Circuit Protection Response Time	t _{SEC_OUT_SCP}			1		μs
Overtemperature Shutdown Threshold	t _{OTP+}	Temperature sensor located inside controller IC	125			°C



Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Po	owertrain Supe	ervisory Limits PRIMARY to SECONDARY (Forward D	Direction)			
Primary Overvoltage Lockout Threshold	V _{PRI_OVLO+}		64	66	68	V
Primary Overvoltage Recovery Threshold	V _{PRI_OVLO} -		60	64	66	V
Primary Overvoltage Lockout Hysteresis	V _{PRI_OVLO_HYST}			2		V
Primary Overvoltage Lockout Response Time	t _{PRI_OVLO}			100		μs
Primary Undervoltage Lockout Threshold	V _{PRI_UVLO} -		26	28	30	V
Primary Undervoltage Recovery Threshold	V _{PRI_UVLO+}		28	30	32	V
Primary Undervoltage Lockout Hysteresis	V _{PRI_UVLO_HYST}			2		V
Primary Undervoltage Lockout Response Time	t _{PRI_UVLO}			100		μs
Primary Undervoltage Startup Delay	t _{PRI_UVLO+_DELAY}	From $V_{PRI_DC} = V_{PRI_UVLO_+}$ to powertrain active, EN floating, (i.e., One time Startup delay form application of V_{PRI_DC} to V_{SEC_DC})		20		ms
Secondary Output Overcurrent Trip Threshold (PMBus™)	I _{SEC_OUT_OCP}		192	204	216	А
Secondary Output Overcurrent Response Time Constant	t _{SEC_OUT_OCP}	Effective internal RC filter		3		ms
Overtemperature Shutdown Threshold	t _{OTP+}	Temperature sensor located inside controller IC	125			°C
Overtemperature Recovery Threshold	t _{OTP}		105	110	115	°C
Undertemperature Shutdown Threshold	t _{UTP}	Temperature sensor located inside controller IC; Protection not available for M-Grade units.			-45	°C
Undertemperature Restart Time	t _{UTP_RESTART}	Startup into a persistent fault condition. Non-Latching fault detection given $V_{PRI_DC} > V_{PRI_UVLO+}$		3		S



Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
Ger	neral Powertra	ain SECONDARY to PRIMARY Specification (Revers	e Direction				
Secondary Input Voltage Range (Continuous)	V_{SEC_DC}		6		10	V	
		V _{SEC_DC} = 9V, T _{INTERNAL} = 25°C		7.2	9		
SEC to PRI No Load	D	$V_{SEC_DC} = 9V$	5		14	W	
Power Dissipation	P _{SEC_NL}	V _{SEC_DC} = 6V to 10V, T _{INTERNAL} = 25°C			12	VV	
		$V_{SEC_DC} = 6V \text{ to } 10V$			17		
DC Secondary Input Current	I _{SEC_IN_DC}	At I _{PRI_DC} = 25A, T _{INTERNAL} ≤ 100°C			152	А	
Primary Output Current (Continuous)	I _{PRI_OUT_DC}				25	А	
Primary Output Current (Pulsed)	I _{PRI_OUT_PULSE}	10ms pulse, 25% Duty cycle, $I_{PRI_OUT_DC}$			30	А	
		$V_{SEC_DC} = 9V$, $I_{PRI_OUT_DC} = 25A$	96.0	96.5			
SEC to PRI Efficiency (Ambient)	η_{AMB}	V _{SEC_DC} = 6V to 10V, I _{PRI_OUT_DC} = 25A	93.8			%	
		$V_{SEC_DC} = 9V$, $I_{PRI_OUT_DC} = 12.5A$	96.9	97.5			
SEC to PRI Efficiency (Hot)	η_{HOT}	$V_{SEC_DC} = 9V$, $I_{PRI_OUT_DC} = 25A$	95.4	95.9		%	
SEC to PRI Efficiency (Over Load Range)	η _{20%}	5A < I _{PRI_OUT_DC} < 25A	90			%	
	R _{PRI_COLD}	V _{SEC_DC} = 9V, I _{PRI_OUT_DC} = 25A, T _{INTERNAL} = -40°C	47	55	63		
SEC to PRI Output Resistance	R _{PRI_AMB}	$V_{SEC_DC} = 9V$, $I_{PRI_OUT_DC} = 25A$	61	72	83	mΩ	
	R _{PRI_HOT}	V _{SEC_DC} = 9V, I _{PRI_OUT_DC} = 25A, T _{INTERNAL} = 100°C	76	84	92		
Primary Output Voltage Ripple	V _{PRI OUT PP}	$C_{PRI_OUT_EXT} = 0\mu F$, $I_{PRI_OUT_DC} = 25A$, $V_{SEC_DC} = 9V$, 20MHz BW		800		mV	
	0011	T _{INTERNAL} ≤ 100°C			1200		

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
	Protec	tion SECONDARY to PRIMARY (Reverse Direction)				
Effective Primary Output Capacitance (External)	C _{PRI_OUT_EXT}	Excessive capacitance may drive into SC protection			100	μF
Secondary Overvoltage Lockout Threshold	V _{SEC_OVLO+}	Module latched shutdown with $V_{PRI_DC} < V_{PRI_UVLO-_R}$	10.6	11.2	11.8	V
Secondary Overvoltage Lockout Response Time	t _{PRI_OVLO}			100		μs
Secondary Undervoltage Lockout Threshold	V _{SEC_UVLO} -	Module latched shutdown with $V_{PRI_DC} < V_{PRI_UVLO-_R}$	4.3	4.7	5.1	V
Secondary Undervoltage Lockout Response Time	t _{SEC_UVLO}			100		μs
Primary Undervoltage Lockout Threshold	V _{PRI_UVLOR}	Applies only to reversilbe products in forward and in reverse direction; $I_{PRI_DC} \le 20$ while $V_{PRI_UVLO_R}$ $< V_{PRI_DC} < V_{PRI_MIN}$	26	28	30	V
Primary Undervoltage Recovery Threshold	V _{PRI_UVLO+_R}	Applies only to reversilbe products in forward and in reverse direction;	28	30	32	V
Primary Undervoltage Lockout Hysteresis	V _{PRI_UVLO_HYST_R}	Applies only to reversilbe products in forward and in reverse direction;		2		V
Primary Output Overcurrent Trip Threshold (Analog)	I _{PRI_OUT_OCP}	Module latched shutdown with $V_{PRI_DC} < V_{PRI_UVLO-_R}$	28.3	35	40	А
Primary Output Overcurrent Response Time Constant (Analog)	t _{PRI_OUT_OCP}	Effective internal RC filter		3		ms
Primary Short Circuit Protection Trip Threshold	I _{PRI_SCP}	Module latched shutdown with $V_{PRI_DC} < V_{PRI_UVLO-_R}$	37.5			А
Primary Short Circuit Protection Response Time	t _{PRI_SCP}			1		μs
Primary Output Overcurrent Trip Threshold (PMBus)	I _{PRI_OUT_OCP}	Module latched shutdown with $V_{PRI_DC} < V_{PRI_UVLO-_R}$	32	34	36	А
Primary Output Overcurrent Response Time Constant (PMBus)	t _{PRI_OUT_OCP}	Module latched shutdown with $V_{PRI_DC} < V_{PRI_UVLO-_R}$		3		ms






Figure 1 — Specified thermal operating area




Figure 2 — Specified electrical operating area using rated $R_{SEC\ HOT}$




Figure 3 — Specified Primary start-up into load current and external capacitance

Analog Control Signal Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \le T_{\text{INTERNAL}} \le 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$ unless otherwise noted.

Temperature Monitor

- \bullet The TM pin is a standard analog I/O configured as an output from an internal $\mu C.$
- The TM pin monitors the internal temperature of the controller IC within an accuracy of ±5°C.
- μC 250kHz PWM output internally pulled high to 3.3V.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
	Startup	Powertrain active to TM time	t_{TM}			100		μs
		TM Duty Cycle	TM_PWM		18.18		68.18	%
		TM Current	I_{TM}				4	mA
		Recommended External	filtering					
		TM Capacitance (External)	C _{TM_EXT}	Recommended External filtering		0.01		μF
DIGITAL OUTPUT		TM Resistance (External)	R _{TM_EXT}	Recommended External filtering		1		kΩ
		Specifications using recommended filter						
		TM Gain	A_{TM}			10		mV / °C
		TM Voltage Reference	V_{TM_AMB}			1.27		V
		TM Voltage Ripple	V _{TM PP}	$R_{TM_EXT} = 1k\Omega$, $C_{TM_EXT} = 0.01\mu$ F, $V_{PRI_DC} = 54V$, $I_{SEC_DC} = 150A$		28		mV
		to dege supple		T _{INTERNAL} ≤ 100°C			40	

Enable / Disable Control

- The EN pin is a standard analog I/O configured as an input to an internal μC .
- It is internally pulled high to 3.3V.
- When held low the BCM internal bias will be disabled and the powertrain will be inactive.
- In an array of BCMs, EN pins should be interconnected to synchronize startup.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
ANALOG INPUT Regular Operation	Startup	EN to Powertrain active time	t _{EN_START}	$V_{PRI_DC} > V_{PRI_UVLO+}$, EN held low both conditions satisfied for T > $t_{PRI_UVLO+_DELAY}$		250		μs
		EN Voltage Threshold	V_{EN_TH}		2.3			V
		EN Resistance (Internal)	R _{EN_INT}	Internal pull up resistor		1.5		kΩ
	-	EN Disable Threshold	V _{EN_DISABLE_TH}				1	V



Analog Control Signal Characteristics (Cont.)

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \le T_{\text{INTERNAL}} \le 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$ unless otherwise noted.

Auxiliary Voltage Source

- \bullet The VAUX pin is a standard analog I/O configured as an output from an internal $\mu C.$
- VAUX is internally connected to μC output as internally pulled high to a 3.3V regulator with 2% tolerance, a 1% resistor of 1.5kΩ.
- VAUX can be used as a "Ready to process full power" flag. This pin transitions VAUX voltage after a 2 ms delay from the start of powertrain activating, signaling the end of softstart.
- VAUX can be used as "Fault flag". This pin is pulled low internally when a fault protection is detected.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
	Startup	Powertrain active to VAUX time	t_{VAUX}	Powertrain active to VAUX High		2		ms
		VAUX Voltage	V_{VAUX}		2.8		3.3	V
		VAUX Available Current	I_{VAUX}				4	mA
ANALOG	Regular	VAUX Voltage Ripple	V			50		mV
OUTPUT	Operation	VAOA VOITage Ripple	V_{VAUX_PP}	T _{INTERNAL} ≤ 100°C			100	IIIV
		VAUX Capacitance (External)	C_{VAUX_EXT}				0.01	μF
		VAUX Resistance (External)	R_{VAUX_EXT}	$V_{PRI_DC} < V_{\mu C_ACTIVE}$	1.5			kΩ
	Fault	VAUX Fault Response Time	t_{VAUX_FR}	From fault to $V_{VAUX} = 2.8V$, $C_{VAUX} = 0pF$		10		μs



PMBus Control Signal Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \le T_{\text{INTERNAL}} \le 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$ unless otherwise noted.

UART SER-IN / SER-OUT Pins

- Universal Asynchronous Receiver/Transmitter (UART) pins.
- The BCM communication version is not intended to be used without a Digital Supervisor.
- Isolated I²C communication and telemetry is available when using Vicor Digital Isolator and Vicor Digital Supervisor. Please see specific product data sheet for more details.
- UART SER-IN pin is internally pulled high using a $1.5k\Omega$ to 3.3V.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT		
GENERAL I/O		Baud Rate	BR _{UART}	Rate		750		Kbit/s		
		SER-IN Pin								
		SER-IN Input Voltage Range	V _{SER-IN_IH}		2.3			V		
		SEN-IN IIIput Voltage Narige	V _{SER-IN_IL}				1	V		
DIGITAL INPUT		SER-IN rise time	t _{SER-IN_RISE}	10% to 90%		400		ns		
1111 01		SER-IN fall time	t _{SER-IN_FALL}	10% to 90%		25		ns		
	Regular	SER-IN R _{PULLUP}	R _{SER-IN_PLP}	Pull up to 3.3V		1.5		kΩ		
		SER-IN External Capacitance	C _{SER-IN_EXT}				400	pF		
	Operation	SER-OUT Pin								
		SER-OUT Output	V _{SER-OUT_OH}	$0mA \ge I_{OH} \ge -4mA$	2.8			V		
DIGITAL		Voltage Range	V _{SER-OUT_OL}	$0mA \le I_{OL} \le 4mA$			0.5	V		
OUTPUT		SER-OUT rise time	t _{SER-OUT_RISE}	10% to 90%		55		ns		
		SER-OUT fall time	t _{SER-OUT_FALL}	10% to 90%		45		ns		
		SER-OUT source current	I _{SER-OUT}	V _{SER-OUT} = 2.8V			6	mA		
		SER-OUT output impedance	Z _{SER-OUT}			120		Ω		

Enable / Disable Control

- The EN pin is a standard analog I/O configured as an input to an internal μC .
- It is internally pulled high to 3.3V.
- When held low the BCM internal bias will be disabled and the powertrain will be inactive.
- In an array of BCMs, EN pins should be interconnected to synchronize startup.
- Enable / disable command will have no effect if the EN pin is disabled.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
	Startup	EN to Powertrain active time	t _{EN_START}	$\begin{split} &V_{PRI_DC} > V_{PRI_UVLO+}, \\ &EN \text{ held low both conditions satisfied} \\ &for \ t > t_{PRI_UVLO+_DELAY} \end{split}$		250		μs
ANALOG INPUT		EN Voltage Threshold	V _{ENABLE}		2.3			V
	Regular Operation	EN Resistance (Internal)	R _{EN_INT}	Internal pull up resistor		1.5		kΩ
	·	EN Disable Threshold	V _{EN_DISABLE_TH}				1	V



PMBus Reported Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \le T_{\text{INTERNAL}} \le 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$ unless otherwise noted.

Monitored Telemetry

• The BCM communication version is not intended to be used without a Digital Supervisor.

ATTRIBUTE	DIGITAL SUPERVISOR PMBUS TM READ COMMAND	ACCURACY (RATED RANGE)	FUNCTIONAL REPORTING RANGE	UPDATE RATE	REPORTED UNITS
Input Voltage	(88h) READ_VIN	±5%(LL - HL)	28V to 66V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$
Input Current	(89h) READ_IIN	±20%(10 - 20% of FL) ±5%(20 - 133% of FL)	-34A to 34A	100μs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-2}$
Output Voltage ^[1]	(8Bh) READ_VOUT	±5%(LL - HL)	4.7V to 11V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$
Output Current	(8Ch) READ_IOUT	±20%(10 - 20% of FL) ±5%(20 - 133% of FL)	-204A to 204A	100µs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-2}$
Output Resistance	(D4h) READ_ROUT	±5%(50 - 100% of FL) at NL ±10%(50 - 100% of FL)(LL - HL)	500μ to 3000μ	100ms	$R_{ACTUAL} = R_{REPORTED} \times 10^{-5}$
Temperature ^[2]	(8Dh) READ_TEMPERATURE_1	±7°C(Full Range)	- 55°C to 130°C	100ms	$T_{ACTUAL} = T_{REPORTED}$

 $^{^{[1]}}$ Default READ Output Voltage returned when unit is disabled = -300 V.

Variable Parameter

- Factory setting of all below Thresholds and Warning limits are 100% of listed protection values.
- Variables can be written only when module is disabled either EN pulled low or $V_{IN} < V_{IN_UVLO-}$.
- Module must remain in a disabled mode for 3ms after any changes to the below variables allowing ample time to commit changes to EEPROM.


ATTRIBUTE	DIGITAL SUPERVISOR PMBUS TM COMMAND ^[3]	CONDITIONS / NOTES	ACCURACY (RATED RANGE)	FUNCTIONAL REPORTING RANGE	DEFAULT VALUE
Input / Output Overvoltage Protection Limit	(55h) VIN_OV_FAULT_LIMIT	V _{IN_OVLO} is automatically 3% lower than this set point	±5%(LL - HL)	28V to 66V	100%
Input / Output Overvoltage Warning Limit	(57h) VIN_OV_WARN_LIMIT		±5%(LL - HL)	28V to 66V	100%
Input / Output Undervoltage Protection Limit	(D7h) DISABLE_FAULTS	Can only be disabled to a preset default value	±5%(LL - HL)	28V or 66V	100%
Input Overcurrent Protection Limit	(5Bh) IIN_OC_FAULT_LIMIT		±20%(10 - 20% of FL) ±5%(20 - 133% of FL)	0 to 34A	100%
Input Overcurrent Warning Limit	(5Dh) IIN_OC_WARN_LIMIT		±20%(10 - 20% of FL) ±5%(20 - 133% of FL)	0 to 34A	100%
Overtemperature Protection Limit	(4Fh) OT_FAULT_LIMIT		±7°C(Full Range)	0 to 125°C	100%
Overtemperature Warning Limit	(51h) OT_WARN_LIMIT		±7°C(Full Range)	0 to 125°C	100%
Turn on Delay	(60h) TON_DELAY	Additional time delay to the Undervoltage Startup Delay	±50μs	0 to 100ms	0ms

 $[\]ensuremath{^{\text{[3]}}}$ Refer to Digital Supervisor datasheet for complete list of supported commands.




^[2] Default READ Temperature returned when unit is disabled = -273°C.

BCM Module Timing diagram



High Level Functional State Diagram

Conditions that cause state transitions are shown along arrows. Sub-sequence activities listed inside the state bubbles.





Application Characteristics

Product is mounted and temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected data from primary sourced units processing power in forward direction. See associated figures for general trend data.




Figure 4 — No load power dissipation vs. V_{PRI_DC}




Figure 6 — Efficiency at $T_{CASE} = -40$ °C




Figure 8 — Efficiency at $T_{CASE} = 25$ °C




Figure 5 — Full load efficiency vs. temperature; V_{PRI_DC}




Figure 7 — Power dissipation at $T_{CASE} = -40$ °C




Figure 9 — Power dissipation at $T_{CASE} = 25$ °C




Figure 10 — Efficiency at $T_{CASE} = 80$ °C




Figure 12 — R_{SEC} vs. temperature; Nominal V_{PRI_DC} $I_{SEC_DC} = 125A$ at $T_{CASE} = 80^{\circ}C$




Figure 11 — Power dissipation at $T_{CASE} = 80$ °C




Figure 13 — $V_{SEC_OUT_PP}$ vs. I_{SEC_DC} ; No external $C_{SEC_OUT_EXT.}$ Board mounted module, scope setting: 20MHz analog BW




Figure 14 — Full load ripple, $2700\mu F C_{PRI_IN_EXT}$; No external $C_{SEC_OUT_EXT}$. Board mounted module, scope setting: 20MHz analog BW




Figure 16 — 130A – 0A transient response: $C_{PRI\ IN\ EXT} = 2700\mu F$, no external $C_{SEC_OUT_EXT}$




Figure 18 — Start up from application of EN with pre-applied $V_{PRI_DC} = 54V$, 20% I_{SEC_DC} , 100% $C_{SEC_OUT_EXT}$




Figure 15 — 0A - 130A transient response: $C_{PRI_IN_EXT} = 2700\mu F$, no external $C_{SEC_OUT_EXT}$




Figure 17 — Start up from application of V_{PRI_DC} = 54V, 20% I_{SEC_DC} 100% $C_{SEC_OUT_EXT}$

General Characteristics

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Mechanical				
Length	L		60.87 / [2.396]	61.00 / [2.402]	61.13 / [2.407]	mm/[in]
Width	W		24.76 / [0.975]	25.14 / [0.990]	25.52 / [1.005]	mm/[in]
Height	Н		7.11 / [0.280]	7.21 / [0.284]	7.31 / [0.288]	mm/[in]
Volume	Vol	Without Heatsink		11.06 / [0.675]		cm³/[in³]
Weight	W			41 / [1.45]		g/[oz]
		Nickel	0.51		2.03	
Lead Finish		Palladium	0.02		0.15	μm
		Gold	0.003		0.051	
		Thermal				
Operating Temperature	T _{INTERNAL}	BCM6123x60E10A5yzz (T-Grade)	-40		125	°C
Thermal Resistance Top Side	$\theta_{INT-TOP}$	Estimated thermal resistance to maximum temperature internal component from isothermal top		1.39		°C/W
Thermal Resistance Leads	$\theta_{\text{INT-LEADS}}$	Estimated thermal resistance to maximum temperature internal component from isothermal leads		1.27		°C/W
Thermal Resistance Bottom Side	$\theta_{INT-BOTTOM}$	Estimated thermal resistance to maximum temperature internal component from isothermal bottom		1.40		°C/W
Thermal Capacity				34		Ws/°C
		Assembly				
Storage Temperature		BCM6123x60E10A5yzz (T-Grade)	-55		125	°C
ESD Withstand	ESD _{HBM}	Human Body Model, "ESDA / JEDEC JDS-00)1-2012" Class I-	C (1kV to $<$ 2kV	′)	
L3D MIIIIZIQIIA	ESD _{CDM}	Charge Device Model, "JESD 22-C101-E" C	Class II (200V to <	: 500V)		




General Characteristics

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
		Soldering ^[1]					
Peak Temperature Top Case					135	°C	
		Safety					
		PRIMARY to SECONDARY	2,250				
Isolation Voltage / Dielectric Test	V _{HIPOT}	PRIMARY to CASE	2,250			V _{DC}	
		SECONDARY to CASE	707				
Isolation Capacitance	C _{PRI_SEC}	Unpowered Unit	620	780	940	pF	
Insulation Resistance	R _{PRI_SEC}	At 500 Vdc	10			MΩ	
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer		4.45		MHrs	
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		7.01		MHrs	
		cTÜVus EN 60950-1					
Agency Approvals / Standards		cURus UL 60950-1					
		CE Marked for Low Voltage Directive and Ro	HS Recast Direc	tive, as applicab	le		

^[1] Product is not intended for reflow solder attach.



PMBus™ System Diagram



The PMBus communication enabled bus converter provides accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags.

The BCM internal μ C is referenced to primary ground. The Digital Isolator allows UART communication interface with the host Digital Supervisor at typical speed of 750kHz across the isolation barrier. One of the advantages of the Digital Isolator is its low power consumption. Each transmission channel is able to draw its internal bias circuitry directly from the input signal being transmitted to the output with minimal to no signal distortion.

The Digital Supervisor provides the host system μ C with access to an array of up to four BCMs. This array is constantly polled for status by the Digital Supervisor. Direct communication to individual BCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the Digital Supervisor data and pages (0x01 – 0x04) prior to a telemetry inquiry points to the array of BCMs connected data. The Digital Supervisor constantly polls the BCM data through the UART interface.

The Digital Supervisor enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The Digital Supervisor follows the PMBus command structure and specification.

Please refer to the Digital Supervisor data sheet for more details.



Sine Amplitude Converter™ Point of Load Conversion




Figure 19 — BCM module AC model

The Sine Amplitude Converter (SACTM) uses a high frequency resonant tank to move energy from Primary to secondary and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of primary voltage and secondary current. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving high power density.

The BCM6123x60E10A5yzz SAC can be simplified into the preceeding model.

At no load:

$$V_{SEC} = V_{PRI} \bullet K \tag{1}$$

K represents the "turns ratio" of the SAC. Rearranging Eq (1):

$$K = \frac{V_{SEC}}{V_{PRI}} \tag{2}$$

In the presence of load, V_{SEC} is represented by:

$$V_{SEC} = V_{PRI} \bullet K - I_{SEC} \bullet R_{SEC}$$
 (3)

and I_{SEC} is represented by:

$$I_{SEC} = \frac{I_{PRI} - I_{PRI_Q}}{K} \tag{4}$$

 R_{SEC} represents the impedance of the SAC, and is a function of the R_{DSON} of the primary and secondary MOSFETs and the winding resistance of the power transformer. I_{PRI_Q} represents the quiescent current of the SAC control, gate drive circuitry, and core losses.

The use of DC voltage transformation provides additional interesting attributes. Assuming that $R_{SEC}=0\Omega$ and $I_{PRI_Q}=0A,$ Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with $V_{PRI}.$




Figure 20 — K = 1/6 Sine Amplitude Converter with series primary resistor

The relationship between V_{PRI} and V_{SEC} becomes:

$$V_{SEC} = \left(V_{PRI} - I_{PRI} \bullet R\right) \bullet K \tag{5}$$

Substituting the simplified version of Eq. (4) $(I_{PRI,O})$ is assumed = 0A) into Eq. (5) yields:

$$V_{SEC} = V_{PRI} \bullet K - I_{SEC} \bullet R \bullet K^2$$
 (6)

This is similar in form to Eq. (3), where R_{SEC} is used to represent the characteristic impedance of the SACTM. However, in this case a real R on the primary side of the SAC is effectively scaled by K^2 with respect to the secondary.

Assuming that R = 1Ω , the effective R as seen from the secondary side is $28m\Omega$, with K = 1/6.

A similar exercise should be performed with the additon of a capacitor or shunt impedance at the primary of the SAC. A switch in series with V_{PRI} is added to the circuit. This is depicted in Figure 21.




Figure 21 — Sine Amplitude Converter with primary capacitor

A change in V_{PRI} with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{PRI}}{dt} \tag{7}$$

Assume that with the capacitor charged to V_{PRI} , the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_C = I_{SEC} \bullet K \tag{8}$$

substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{SEC} = \frac{C}{K^2} \bullet \frac{dV_{SEC}}{dt}$$
 (9)

The equation in terms of the secondary has yielded a K^2 scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the secondary when expressed in terms of the primary. With a K = 1/6 as shown in Figure 21, C = 1 μ F would appear as C = 36 μ F when viewed from the secondary.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e. well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM module are:

- No load power dissipation (P_{PRL_NL}): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P_{RSEC}): refers to the power loss across the BCM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{PRI\ NL} + P_{RSEC} \tag{10}$$

Therefore,

$$P_{\text{SEC_OUT}} = P_{\text{PRI_IN}} - P_{\text{DISSIPATED}} = P_{\text{PRI_IN}} - P_{\text{PRI_NL}} - P_{\text{RSEC}}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{SEC_OUT}}{P_{PRI_IN}} = \frac{P_{PRI_IN} - P_{PRI_NL} - P_{RSEC}}{P_{PRI_IN}}$$
(12)

$$= \frac{V_{PRI} \bullet I_{PRI} - P_{PRI_NL} - (I_{SEC})^2 \bullet R_{SEC}}{V_{PRI} \bullet I_{PRI}}$$

$$= 1 - \left(\frac{P_{\mathit{PRI_NL}} + (I_{\mathit{SEC}})^2 \bullet R_{\mathit{SEC}}}{V_{\mathit{PRI}} \bullet I_{\mathit{PRI}}}\right)$$

Input and Output Filter Design

A major advantage of SACTM systems versus conventional PWM converters is that the transformer based SAC does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of primary voltage and secondary current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

Guarantee low source impedance:

To take full advantage of the BCM module's dynamic response, the impedance presented to its primary terminals must be low from DC to approximately 5MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100nH, the primary should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200nH, the RC damper may be as high as $1\mu F$ in series with $0.3\Omega.$ A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

- Further reduce primary and/or secondary voltage ripple without sacrificing dynamic response:
 - Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the primary source will appear at the secondary of the module multiplied by its K factor.
- Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:

The module primary/secondary voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating primary range. Even when disabled, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it.

Total load capacitance at the secondary of the BCM module shall not exceed the specified maximum. Owing to the wide bandwidth and low secondary impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the primary of the module. At frequencies <500kHz the module appears as an impedance of R_{SEC} between the source and load.

Within this frequency range, capacitance at the primary appears as effective capacitance on the secondary per the relationship defined in Eq. (13).

$$C_{SEC_EXT} = \frac{C_{PRI_EXT}}{K^2} \tag{13}$$

This enables a reduction in the size and number of capacitors used in a typical system.

Thermal Considerations

The ChiP package provides a high degree of flexibility in that it presents three pathways to remove heat from internal power dissipating components. Heat may be removed from the top surface, the bottom surface and the leads. The extent to which these three surfaces are cooled is a key component for determining the maximum current that is available from a ChiP, as can be seen from Figure 1.

Since the ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a real thermal solution. Given that there are three pathways to remove heat from the ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for a 6123 ChiP BCM module in an application where the top, bottom, and leads are cooled. In this case, the BCM power dissipation is PD_{TOTAL} and the three surface temperatures are represented as $T_{CASE\ TOP}$, T_{CASE} BOTTOM, and T_{LEADS}. This thermal system can now be very easily analyzed using a SPICE simulator with simple resistors, voltage sources, and a current source. The results of the simulation would provide an estimate of heat flow through the various pathways as well as internal temperature.




Figure 22 — Top case, bottom case and leads thermal model

Alternatively, equations can be written around this circuit and analyzed algebraically:

$$\begin{split} T_{\mathit{INT}} - PD_{\mathit{I}} \bullet \theta_{\mathit{INT-TOP}} &= T_{\mathit{CASE_TOP}} \\ T_{\mathit{INT}} - PD_{\mathit{2}} \bullet \theta_{\mathit{INT-BOTTOM}} &= T_{\mathit{CASE_BOTTOM}} \\ T_{\mathit{INT}} - PD_{\mathit{3}} \bullet \theta_{\mathit{INT-LEADS}} &= T_{\mathit{LEADS}} \\ PD_{\mathit{TOTAL}} &= PD_{\mathit{1}} + PD_{\mathit{2}} + PD_{\mathit{3}} \end{split}$$

Where T_{INT} represents the internal temperature and PD₁, PD₂, and PD₃ represent the heat flow through the top side, bottom side, and leads respectively.




Figure 23 — Top case and leads thermal model

Figure 23 shows a scenario where there is no bottom side cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$\begin{split} T_{\mathit{INT}} - PD_{\mathit{I}} \bullet \ \theta_{\mathit{INT-TOP}} &= T_{\mathit{CASE_TOP}} \\ T_{\mathit{INT}} - PD_{\mathit{3}} \bullet \ \theta_{\mathit{INT-LEADS}} &= T_{\mathit{LEADS}} \\ PD_{\mathit{TOTAL}} &= PD_{\mathit{I}} + PD_{\mathit{3}} \end{split}$$




Figure 24 — Top case thermal model

Figure 24 shows a scenario where there is no bottom side and leads cooling. In this case, the heat flow paths to the bottom and leads are left open and the equations now simplify to:

$$\begin{split} T_{INT} - PD_{I} \bullet \ \theta_{INT\text{-}TOP} &= T_{CASE_TOP} \\ PD_{TOTAL} &= PD_{I} \end{split}$$

Please note that Vicor has a suite of online tools, including a simulator and thermal estimator which greatly simplify the task of determining whether or not a BCM thermal configuration is valid for a given condition. These tools can be found at: http://www.vicorpower.com/powerbench.

Current Sharing

The performance of the SAC™ topology is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCM modules of a given part number are connected in an array they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- An input filter is required for an array of BCMs in order to prevent circulating currents.

For further details see:

AN:016 Using BCM Bus Converters in High Power Arrays.




Figure 25 — BCM module array

Fuse Selection

In order to provide flexibility in configuring power systems ChiP modules are not internally fused. Input line fusing of ChiP products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of BCM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I²t
- Recommend fuse: ≤ 40A Littelfuse 456 Series (primary side)


Reverse Operation

BCM modules are capable of reverse power operation. Once the unit is started, energy will be transferred from secondary back to the primary whenever the secondary voltage exceeds $V_{PRI} \bullet K$. The module will continue operation in this fashion for as long as no faults occur.

Transient operation in reverse is expected in cases where there is significant energy storage on the secondary and transient voltages appear on the primary.



BCM Module Through Hole Package Mechanical Drawing and Recommended Land Pattern



Revision History

Revision	Date	Description	Page Number(s)
1.0	08/26/15	Initial Release	n/a
1.1	09/28/15	Changed PRI to SEC Input Quiescent Current	5
1.2	07/26/16	Added PMBus enabled product and associated related specifications Updated electrical specifications table for forward direction Added electrical specifications table for reverse direction Updated figure 2 Updated figures 14 & 15	all 5, 6 & 7 8 & 9 10 18
1.3	07/28/17	Updated height specification	1, 20, 27

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit http://www.vicorpower.com/dc-dc/isolated-fixed-ratio/lv-bus-converter-module for the latest product information.

Vicor's Standard Terms and Conditions and Product Warranty

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 6,911,848; 6,930,893; 6,934,166; 7,145,786; 7,782,639; 8,427,269 and for use under 6,975,098 and 6,984,965.

Contact Us: http://www.vicorpower.com/contact-us

Vicor Corporation

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 www.vicorpower.com

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

©2017 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation. All other trademarks, product names, logos and brands are property of their respective owners.

