
- **Available in the Texas Instruments** NanoStar™ and NanoFree™ Packages
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4 ns at 3.3 V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### **DCT OR DCU PACKAGE** (TOP VIEW)



#### YEA, YEP, YZA, OR YZP PACKAGE (BOTTOM VIEW)

ND	04	50	2A
2Y	○3	60	1Y
1A	02	70	20E
IOE	O 1	80	Vcc
	02	70	201

# description/ordering information

This dual bus buffer gate is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡	
	NanoStar™ – WCSP (DSBGA) 0.17-mm Small Bump – YEA		SN74LVC2G126YEAR	
	NanoFree™ – WCSP (DSBGA) 0.17-mm Small Bump – YZA (Pb-free)	Reel of 3000	SN74LVC2G126YZAR	CN
-40°C to 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	ixeei di 3000	SN74LVC2G126YEPR	CN_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74LVC2G126YZPR	
	SSOP – DCT Reel of 3000		SN74LVC2G126DCTR	C26
	VSSOP – DCU	Reel of 3000	SN74LVC2G126DCUR	C26
	V330F	Reel of 250	SN74LVC2G126DCUT	U20_

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

ISTRUMENTS

### description/ordering information (continued)

The SN74LVC2G126 is a dual bus driver/line driver with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is low.


To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
Н	Н	Н
Н	L	L
L	Χ	Z

# logic diagram (positive logic)





# SN74LVC2G126 DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCES205G - APRIL 1999 - REVISED MAY 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$\cdot$ . $-0.5$ V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DCT package	220°C/W
DCU package	227°C/W
YEA/YZA package	
YEP/YZP package	
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



# recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V	Supply valtage	Operating	1.65	5.5	V	
VCC	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
V/	High level input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
VIH	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
	Lava lava Paratasalta aa	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	.,	
VIL	L Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.8	V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		0.3 × V <sub>CC</sub>		
٧ <sub>I</sub>	Input voltage	<u> </u>	0	5.5	V	
VO	Output wells as	High or low state	0	VCC	V	
	Output voltage	3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-8		
ЮН	High-level output current			-16	mA	
		ACC = 3 A		-24	1	
		V <sub>CC</sub> = 4.5 V		-32		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		8		
loL	Low-level output current			16	mA	
		VCC = 3 V		24		
		V <sub>CC</sub> = 4.5 V		32	1	
		$V_{CC}$ = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V	
		$V_{CC} = 5 V \pm 0.5 V$		5		
T <sub>A</sub>	Operating free-air temperature	•	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS V <sub>C</sub>		MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> -0.1				
		I <sub>OH</sub> = -4 mA	1.65 V	1.2				
Voн		I <sub>OH</sub> = -8 mA	2.3 V	1.9			.,	
		I <sub>OH</sub> = -16 mA	2.4	2.4			V	
		I <sub>OH</sub> = -24 mA	3 V	2.3				
		I <sub>OH</sub> = -32 mA	4.5 V	3.8				
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1		
		I <sub>OL</sub> = 4 mA	1.65 V			0.45		
١.,		I <sub>OL</sub> = 8 mA	2.3 V			0.3	.,	
VOL		$I_{OL} = 16 \text{ mA}$	2.1/	0.4				
		I <sub>OL</sub> = 24 mA	3 V		0.55			
		I <sub>OL</sub> = 32 mA	4.5 V			0.55		
lį	A or OE inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5	μΑ	
loff		$V_I$ or $V_O = 5.5 V$	0			±10	μА	
loz		$V_0 = 0 \text{ to } 5.5 \text{ V}$	3.6 V			10	μΑ	
Icc		$V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$	1.65 V to 5.5 V			10	μΑ	
Δlcc		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 5.5 V			500	μΑ	
	Data inputs				3.5			
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4		pF	
Co		$V_O = V_{CC}$ or GND	3.3 V		6.5		pF	

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =		V <sub>CC</sub> =		V <sub>CC</sub> =		VCC =		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	Α	Υ	3.5	9.8	1.7	4.9	1.4	4	1	3.2	ns
t <sub>en</sub>	OE	Υ	3.5	10	1.7	5	1.5	4.1	1	3.1	ns
<sup>t</sup> dis	OE	Y	1.7	12.6	1	5.7	1	4.4	1	3.3	ns

# operating characteristics, $T_A = 25^\circ$

	PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
			CONDITIONS	TYP	TYP	TYP	TYP	ONII
Cmal	Power dissipation	Outputs enabled	f = 10 MHz	19	19	20	22	ρF
Cpd	capacitance			2	2	2	3	рг




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

**LOAD CIRCUIT** 

.,	INF	PUTS	.,			_	.,
vcc	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	CL	RL	$oldsymbol{V}_\Delta$
1.8 V $\pm$ 0.15 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	500 Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V $\pm$ 0.5 V	VCC	≤2.5 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	50 pF	500 Ω	0.3 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tplH and tpHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



# DCT (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



### YEA (R-XBGA-N8)

#### **DIE-SIZE BALL GRID ARRAY**




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar package configuration.
- D. Package complies to JEDEC MO-211 variation EB.
- E. This package is tin-lead (SnPb). Refer to the 8 YZA package (drawing 4204151) for lead-free.

# YZA (R-XBGA-N8)

#### **DIE-SIZE BALL GRID ARRAY**



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.
  - D. Package complies to JEDEC MO-211 variation EB.
  - E. This package is lead-free. Refer to the 8 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated