- Quad high-speed LSI bus-transceiver
- Three-state bus driver output can sink 48mA at 0.5V max.
- Two-port input to D-type register on driver
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

GENERAL DESCRIPTION

The Am2915A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When $\overline{\rm BE}$ is HIGH, the driver is disabled. The VOH and VOL of the bus driver are selected for compatibility with standard and low-power Schottky inputs.

The input register consists of four D-type flip-flops with a buffered common clock and two-input multiplexer at the

input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A_i data is stored in the register and when S is HIGH, the B_i data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RIE) input. When the RIE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RIE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.


05401A

Refer to Page 13-1 for






D-24-1




Note: Pin 1 is marked for orientation

LOGIC SYMBOL




17 19

METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



LS0007B0

Am2915A PC DC, DCB, DM, DMB FM, FMB XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

05401A

| PIN DESCRIPTION | | | | | | | | |
|------------------|--|-----|--|--|--|--|--|--|
| Pin No. | Name | 1/0 | Description | | | | | |
| 8, 16, 20 | A ₀ , A ₁ , A ₂ , A ₃ | 1 | The "A" word data input into the two input multiplexer of the driver register. | | | | | |
| 3, 9, 15, 21 | B ₀ , B ₁ , B ₂ , B ₃ | 1 | The "B" word data input into the two input multiplexers of the driver register. | | | | | |
| 13 | s | 1 | Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register. | | | | | |
| 23 | DRCP | 1 | Driver Clock Pulse. Clock pulse for the driver register. | | | | | |
| 11 | BE | 1 | Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state. | | | | | |
| 5, 7, 17, 19 | BUS ₀ , BUS ₁ BUS ₂ , BUS ₃ | 1/0 | The four driver outputs and receiver inputs (data is inverted). | | | | | |
| 2, 10, 14, 22 | R ₀ , R ₁ , R ₂ , R ₃ | 0 | The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted. | | | | | |
| 1 | RLE | 0 | Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs. | | | | | |
| 12 | ŌĒ | 0 | Output Enable. When the OE input is HIGH, the four three state receiver outputs are in the high-impedance state. | | | | | |

FUNCTION TABLE

| | INPUTS | | | | | INTERNAL TO DEVICE BUS | | | OUTPUT | | |
|---|-------------|-------------|-------------|-------------|-------------|---------------------------|-------------|-------------|-------------|-------------|--|
| s | Ai | Bi | DRCP | BE | RLE | ŌĒ | Di | Qį | BUSi | RI | FUNCTION |
| х | х | х | Х | Н | Х | × | Х | Х | Z | × | Driver output disable |
| Х | х | х | Х | х | Х | Н | Х | Х | Х | Z | Receiver output disable |
| X | × | X | × | H | L L | L L | X X | L H | L H | H L | Driver output disable and receive data via Bus input |
| Х | х | х | X | × | Н | x | X | NC | Х | х | Latch received data |
| | L H X | X X L | t † † | × × × | X X X | X X X | L H L | X X X | X X X | X X X | Load driver register |
| × | X | X | L H | X | X | X | NC NC | X | X | X X | No driver clock restrictions |
| X | X | X | X | L | × | X | L H | × | H | X X | Drive Bus |

05401A

5-133

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature | 65°C to +150°C |
|--------------------------------|------------------------------|
| (Ambient) Temperature Under B | ias55°C to +125°C |
| Supply Voltage to Ground Poter | ntial |
| Continuous | 0.5V to +7.0V |
| DC Voltage Applied to Outputs | For |
| High Output State | 0.5V to +V _{CC} max |
| DC Input Voltage | 0.5V to +7V |
| DC Output Current, Into Output | |
| (Except Bus) | 30mA |
| DC Output Current, Into Bus | 100mA |
| DC Innut Current | |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| • | |
|------------------------------------|----------------------------------|
| Commercial (C) Devices Temperature | 0°C to +70°C +4.75V to +5.25V |
| | |

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameters | Description | Description Test Conditions (Note 2) | | | | Typ (Note 1) | Max | Units |
|-------------|--|--|---|------------------|-----|-----------------|-------|-------|
| | | V _{CC} = MIN | MIL: I _{OH} = -1.0mA | | 2.4 | 3.4 | | |
| Voн | Receiver | VIN = VIL or VIH | COM'L:IOH = -2.6mA | | 2.4 | 3.4 | | Volts |
| | Output HIGH Voltage | V _{CC} = 5.0V, I _{OH} = - | 100µA | | 3.5 | | | |
| | | | IOL = | 4.0mA | | 0.27 | 0.4 | |
| Va. | Output LOW Voltage | V _{CC} = MIN | lot = | 8.0mA | | 0.32 | 0.45 | Volts |
| VOL | (Except Bus) | VIN = VIL or VIH | loL = | 12mA | | 0.37 | 0.5 | |
| ViH | Input HIGH Level (Except Bus) | Guaranteed input logical HIGH for all inputs | | | 2.0 | | | Volts |
| | | Guaranteed input logic | al LOW | MIL | | T | 0.7 | |
| VIL | Input LOW Level (Except Bus) | for all inputs | | COM'L | | | 0.8 | Volts |
| Vı | Input Clamp Voltage (Except Bus) | V _{CC} = MIN, I _{IN} = -18mA | | | | | -1.2 | Volts |
| | Input LOW Current | V _{CC} = MAX, V _{IN} = 0.4V BE, RLE All other in | | BE, RLE | | | -0.72 | mA |
| ΊL | (Except Bus) | | | All other inputs | | | -0.36 | |
| Ін | input HiGH Current (Except Bus) | V _{CC} = MAX, V _{IN} = 2 | .7V | | | | 20 | μΑ |
| 11 | Input HIGH Current (Except Bus) | V _{CC} = MAX, V _{IN} = 7 | .0V | | | | 100 | μА |
| Isc | Output Short Circuit Current (Except Bus) | V _{CC} = MAX | | | -30 | | -130 | mA |
| lcc | Power Supply Current | V _{CC} = MAX | | | | 63 | 95 | mA |
| | Off-State Output Current | V _C | | 2.4V | | | 50 | μΑ |
| Ю | (Receiver Outputs) | ACC - MAY | V _{CC} = MAX V _C = 0.4V | | | | - 50 | |


Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Ouration of the short circuit test should not exceed one second.

BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range

| arameters | Description | Test Cond | Min | Тур | Max | Units | |
|-----------|--|---|------------------------------|-----|------|-------|-------|
| | | | I _{OL} = 24mA | | | 0.4 | |
| VOL | Bus Output LOW Voltage | V _{CC} = MIN | I _{OL} = 48mA | | | 0.5 | Volts |
| VoH | | | COM'L, IOH = -20mA | | | | Voits |
| | Bus Output HIGH Voltage | V _{CC} = MIN | MIL, I _{OH} = -15mA | 2.4 | | | VOILS |
| | | | V _O = 0.4V | | | -200 | μΑ |
| | Bus Leakage Current (High Impedance) | V _{CC} = MAX Bus enable = 2.4V | V _O = 2.4V | | | 50 | |
| lo | | | V _O = 4.5V | | | 100 | |
| lOFF | Bus Leakage Current (Power OFF) | V _O = 4.5V V _{CC} = 0V | | | 100 | μА | |
| VIH | Receiver Input HIGH Threshold | Bus enable = 2.4V | _ | 2.0 | | | Volts |
| | | | COM'L | | | 0.8 | Volts |
| VIL | Receiver Input LOW Threshold | Bus enable = 2.4V | MIL | | | 0.7 | |
| Isc | Bus Output Short Circuit Current $V_{CC} = MAX$ $V_{O} = 0V$ | | | -50 | -120 | -225 | mA |

05401A

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified


| Parameters | | | C | MMERCI | AL | |] | | |
|------------------|--|--|---------|------------------|-----|---------|------------------|-----|----------|
| | | Test Conditions | Am2915A | | | Am2915A | | | 1 |
| | Description | | Min | Typ. (Note 1) | Max | Min | Typ. (Note 1) | Max | Units |
| tphL | Driver Clock (DRCP) to Bus | | | 21 | 32 | | 21 | 36 | ns ns |
| †PLH | Driver Clock (DRCF) to Bus | C _L (BUS) = 50 pF R _L (BUS) = 130 Ω | L | 21 | 32 | L | 21 | 36 | |
| tzH, tzL | Bus Enable (BE) to Bus | R _L (BUS) = 130 Ω | | 13 | 23 | L | 13 | 26 | |
| tHZ, tLZ | Bus Enable (BE) to bus | | | 13 | 18 | | 13 | 21 | |
| ts | | | 12 | | | 15 | | | l ns |
| th | Data Inputs (A or B) | C _L = 15 pF R _L = 2.0 kΩ | 6.0 | | | 8.0 | | | |
| ts | | | 25 | | | 28 | | l' | ns |
| t _h | Select Input (S) | | 6.0 | | | 8.0 | | | |
| tpw | Driver Clock (DRCP) Pulse Width (HIGH) | | 17 | | | 20 | | | ns |
| t _{PLH} | Bus to Receiver Output | | | 18 | 30 | | 18 | 33 | ns |
| t _{PHL} | (Latch Enable) | | | 18 | 27 | | 18 | 30 | |
| tPLH | | | | 21 | 30 | | 21 | 33 | |
| tPHL | Latch Enable to Receiver Output | | | 21 | 27 | | 21 | 30 | |
| ts | | 1 | 13 | | | 15 | | | ns |
| th | Bus to Latch Enable (RLE) | | 4.0 | | i | 6.0 | | |] " |
| tzH, tzL | | 1 | | 14 | 23 | | 14 | 26 | T |
| thz, tLZ | Output Control to Receiver Output | $C_L = 5 pF, R_L = 2.0 k\Omega$ | | 14 | 23 | 1 | 14 | 26 | ns |

1. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

05401A



SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

05401A