

Am2915A

Quad Three-State Bus Transceiver with Interface Logic

DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- Three-state bus driver output can sink 48mA at 0.5V max.
- Two-port input to D-type register on driver
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

GENERAL DESCRIPTION

The Am2915A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs.


This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled. The V_{OH} and V_{OL} of the bus driver are selected for compatibility with standard and low-power Schottky inputs.

The input register consists of four D-type flip-flops with a buffered common clock and two-input multiplexer at the

input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A_i data is stored in the register and when S is HIGH, the B_i data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and \overline{OE} LOW). When the \overline{RLE} input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the receiver outputs are in the high-impedance state.


BLOCK DIAGRAM



05401A

CONNECTION DIAGRAM Top View


D-24-1



CD003010


Note: Pin 1 is marked for orientation

LOGIC SYMBOL



LS000780

METALLIZATION AND PAD LAYOUT



DIE SIZE .074" x 0.130"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).

Am2915A

D

C

B

Screening Option
Blank - Standard processing
B - Burn-in

Temperature (See Operating Range)
C - Commercial (0°C to +70°C)
M - Military (-55°C to +125°C)

Package
D - 24-pin Cerdip
F - 24-pin flatpak
P - 24-pin plastic DIP
X - Dice

Device type
Quad 3-state Bus Transceiver

Valid Combinations

Am2915A	PC DC, DCB, DM, DMB FM, FMB XC, XM
---------	--

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	I/O	Description
8, 16, 20	A ₀ , A ₁ , A ₂ , A ₃	I	The "A" word data input into the two input multiplexer of the driver register.
3, 9, 15, 21	B ₀ , B ₁ , B ₂ , B ₃	I	The "B" word data input into the two input multiplexers of the driver register.
13	S	I	Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.
23	DRCP	I	Driver Clock Pulse. Clock pulse for the driver register.
11	BE	I	Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
5, 7, 17, 19	BUS ₀ , BUS ₁ , BUS ₂ , BUS ₃	I/O	The four driver outputs and receiver inputs (data is inverted).
2, 10, 14, 22	R ₀ , R ₁ , R ₂ , R ₃	O	The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.
1	RLE	O	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
12	OE	O	Output Enable. When the OE input is HIGH, the four three state receiver outputs are in the high-impedance state.

FUNCTION TABLE

INPUTS							INTERNAL TO DEVICE		BUS	OUTPUT	FUNCTION
S	A _i	B _i	DRCP	BE	RLE	OE	D _i	Q _i	BUS _i	R _i	
X	X	X	X	H	X	X	X	X	Z	X	Driver output disable
X	X	X	X	X	X	H	X	X	X	Z	Receiver output disable
X	X	X	X	H	L	L	X	L	L	H	Driver output disable and receive data via Bus input
X	X	X	X	X	H	L	X	H	H	L	
X	X	X	X	X	H	X	X	NC	X	X	Latch received data
L	L	X	↑	X	X	X	L	X	X	X	Load driver register
L	H	X	↑	X	X	X	H	X	X	X	
H	X	L	↑	X	X	X	L	X	X	X	
H	X	H	↑	X	X	X	H	X	X	X	
X	X	X	L	X	X	X	NC	X	X	X	No driver clock restrictions
X	X	X	H	X	X	X	NC	X	X	X	
X	X	X	X	L	X	X	L	X	H	X	Drive Bus
X	X	X	X	L	X	X	H	X	L	X	

H = HIGH

L = LOW

Z = HIGH Impedance


NC = No change

X = Don't care

↑ = LOW to HIGH transition

i = 0, 1, 2, 3

APPLICATIONS



AF001010

The Am2915A is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
(Ambient) Temperature Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	
Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs For	
High Output State	-0.5V to +V _{CC} max
DC Input Voltage	-0.5V to +7V
DC Output Current, Into Outputs	
(Except Bus)	30mA
DC Output Current, Into Bus	100mA
DC Input Current	-30mA to +5.0mA

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES**Commercial (C) Devices**

Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V

Military (M) Devices

Temperature	-55°C to +125°C
Supply Voltage	+4.5V to +5.5V

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
V _{OH}	Receiver Output HIGH Voltage	V _{CC} = MIN	MIL: I _{OH} = -1.0mA	2.4	3.4		Volts
		V _{IN} = V _{IL} or V _{IH}	COM'L: I _{OH} = -2.6mA	2.4	3.4		
		V _{CC} = 5.0V, I _{OH} = -100μA		3.5			
V _{OL}	Output LOW Voltage (Except Bus)	V _{CC} = MIN V _{IN} = V _{IL} or V _{IH}	I _{OL} = 4.0mA		0.27	0.4	Volts
			I _{OL} = 8.0mA		0.32	0.45	
			I _{OL} = 12mA		0.37	0.5	
V _{IH}	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs		2.0			Volts
V _{IL}	Input LOW Level (Except Bus)	Guaranteed input logical LOW for all inputs	MIL			0.7	Volts
			COM'L			0.8	
V _I	Input Clamp Voltage (Except Bus)	V _{CC} = MIN, I _{IN} = -18mA				-1.2	Volts
I _{IL}	Input LOW Current (Except Bus)	V _{CC} = MAX, V _{IN} = 0.4V	BE, RLE			-0.72	mA
			All other inputs			-0.36	
I _{IH}	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 2.7V				20	μA
I _I	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 7.0V				100	μA
I _{SC}	Output Short Circuit Current (Except Bus)	V _{CC} = MAX		-30		-130	mA
I _{CC}	Power Supply Current	V _{CC} = MAX			63	95	mA
I _O	Off-State Output Current (Receiver Outputs)	V _{CC} = MAX	V _O = 2.4V			50	μA
			V _O = 0.4V			-50	

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range


Parameters	Description	Test Conditions (Note 2)		Min	Typ	Max	Units
V _{OL}	Bus Output LOW Voltage	V _{CC} = MIN	I _{OL} = 24mA			0.4	Volts
			I _{OL} = 48mA			0.5	
V _{OH}	Bus Output HIGH Voltage	V _{CC} = MIN	COM'L, I _{OH} = -20mA	2.4			Volts
			MIL, I _{OH} = -15mA				
I _O	Bus Leakage Current (High Impedance)	V _{CC} = MAX Bus enable = 2.4V	V _O = 0.4V			-200	μA
			V _O = 2.4V			50	
			V _O = 4.5V			100	
I _{OFF}	Bus Leakage Current (Power OFF)	V _O = 4.5V V _{CC} = 0V				100	μA
V _{IH}	Receiver Input HIGH Threshold	Bus enable = 2.4V		2.0			Volts
V _{IL}	Receiver Input LOW Threshold	Bus enable = 2.4V	COM'L			0.8	Volts
			MIL			0.7	
I _{SC}	Bus Output Short Circuit Current	V _{CC} = MAX V _O = 0V		-50	-120	-225	mA

05401A

5-135

Refer to Page 13-1 for Essential Information on Military Devices

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000460

Note: Actual current flow direction shown.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions	COMMERCIAL			MILITARY			Units
			Am2915A			Am2915A			
			Min	Typ. (Note 1)	Max	Min	Typ. (Note 1)	Max	
t _{PHL}	Driver Clock (DRCP) to Bus	C _L (BUS) = 50 pF R _L (BUS) = 130 Ω		21	32		21	36	ns
t _{PLH}				21	32		21	36	
t _{ZH} , t _{ZL}	Bus Enable (BE) to Bus			13	23		13	26	ns
t _{HZ} , t _{LZ}				13	18		13	21	
t _s	Data Inputs (A or B)	C _L = 15 pF R _L = 2.0 kΩ	12			15			ns
t _h			6.0			8.0			
t _s	Select Input (S)		25			28			ns
t _h			6.0			8.0			
t _{PW}	Driver Clock (DRCP) Pulse Width (HIGH)		17			20			ns
t _{PLH}	Bus to Receiver Output (Latch Enable)			18	30		18	33	ns
t _{PHL}				18	27		18	30	
t _{PLH}	Latch Enable to Receiver Output			21	30		21	33	ns
t _{PHL}				21	27		21	30	
t _s	Bus to Latch Enable (RLE)		13			15			ns
t _h			4.0			6.0			
t _{ZH} , t _{ZL}	Output Control to Receiver Output	C _L = 5 pF, R _L = 2.0 kΩ		14	23		14	26	ns
t _{HZ} , t _{LZ}				14	23		14	26	

Notes: 1. Typical limits are at $V_{CC} = 5.0$ V, 25°C ambient and maximum loading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

