



1:8 LVTTL TO M-LVDS REPEATER DUAL 1:4 LVTTL TO M-LVDS REPEATER

FEATURES


- LVTTL Receiver and Eight Line Drivers
 Configured as an 8-Port M-LVDS Repeater SN65MLVD128
- 2 LVTTL Receivers and Eight Line Drivers
 Configured as Dual 4-Port M-LVDS Repeaters
 SN65MLVD129
- Drivers Meet or Exceed the M-LVDS Standard (TIA/EIA-899)
- Low-Voltage Differential 30- Ω to 55- Ω Line Drivers for Data Rates ⁽¹⁾ Up to 250 Mbps or Clock Frequencies Up to 125 MHz
- Power Up/Down Glitch Free
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- (1) The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).


- Bus Pins High Impedance When Disabled or $V_{CC} \le 1.5 \text{ V}$
- Independent Enables for each Driver
- Output-to-Ouput Skew $t_{sk(o)} \le 160 \text{ ps}$ Part-to-Part Skew $t_{sk(pp)} \le 800 \text{ ps}$
- Single 3.3-V Voltage Supply
- Bus Pin ESD Protection Exceeds 9 kV
- Packaged in 48-Pin TSSOP (DGG)

APPLICATIONS

- AdvancedTCA™ (ATCA™) Clock Bus Driver
- Clock Distribution
- Data and Clock Repeating Over Backplanes and Cables
- Cellular Base Stations
- Central Office Switches
- Network Switches and Routers

LOGIC DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AdvancedTCA, ATCA are trademarks of PCI Industrial Computer Manufacturers Group.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION

The SN65MLVD128 and SN65MLVD129 are LVTTL-to-M-LVDS translators/repeaters. Outputs comply with the M-LVDS standard (TIA/EIA-899) and are optimized for data rates up to 250 Mbps, and clock frequencies up to 125 MHz. The driver outputs have been designed to support multipoint buses presenting loads as low as 30 Ω and incorporates controlled transition times for backbone operation.

M-LVDS compliant devices allow for 32 nodes on a common bus, providing a high-speed replacement for RS-485 devices when lower common-mode voltage range and lower output signaling levels are acceptable. The SN65MLVD128 and SN65MLVD129 provide separate driver enables, allowing for independent control of each output signal.

Intended applications for these devices include transmission of clock signals from a central clock module, as well as translation and buffering of data or control signals for transmission through a controlled impedance backplane or cable.

ORDERING INFORMATION

| PART NUMBER | INPUT/OUTPUT CHANNEL | PART MARKING | PACKAGE/CARRIER |
|-----------------|----------------------|--------------|------------------------------|
| SN65MLVD128DGG | 1:8 | MLVD128 | 48-Pin TSSOP/Tube |
| SM65MLVD128DGGR | 1:8 | MLVD128 | 48-Pin TSSOP/Tape and Reeled |
| SN65MLVD129DGG | Dual 1:4 | MLVD129 | 48-Pin TSSOP/Tube |
| SM65MLVD129DGGR | Dual 1:4 | MLVD129 | 48-Pin TSSOP/Tape and Reeled |

PACKAGE DISSIPATION RATINGS

| PACKAGE | PCB JEDEC STANDARD | $T_A \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|---------|-----------------------|------------------------------------|---|---------------------------------------|
| 48-DGG | Low-K ⁽²⁾ | 1114.6 mW | 9.7 mW/°C | 533.1 mW |
| 48-DGG | High-K ⁽³⁾ | 1824.5 mW | 15.9 mW/°C | 872.6 mw |

- This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.
- In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

| | | | | SN65MLVD128, 129 | | |
|-----------------|-------------------------------------|------------------------------|----------|------------------|--|--|
| V _{CC} | Supply voltage range ⁽²⁾ | –0.5 V to 4 V | | | | |
| VI | Input voltage range | D, EN | D, EN | | | |
| Vo | Output voltage range | A or B | | -1.8 V to 4 V | | |
| | Electrostatic discharge | Human Body Model (3) | A, B | ±9 kV | | |
| | | | All pins | ±4 kV | | |
| | | Charged-Device Model (4) | All pins | ±1500 V | | |
| | | Machine Model (5) | All pins | 200 V | | |
| | Continuous power dissipa | See Dissipation Rating Table | | | | |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- Tested in accordance with JEDEC Standard 22, Test Method A114-B. Tested in accordance with JEDEC Standard 22, Test Method C101-A.
- Tested in accordance with JEDEC Standard 22, Test Method A115-A.



RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|-------------------|--|------|-----|----------|------|
| V_{CC} | Supply voltage | 3 | 3.3 | 3.6 | V |
| V_{IH} | High-level input voltage ⁽¹⁾ | 2 | | V_{CC} | V |
| V_{IL} | Low-level input voltage (2) | 0 | | 0.8 | V |
| | Voltage at any bus terminal (separate or common mode) V _A or V _B | -1.4 | | 3.8 | V |
| R_{L} | Differential load resistance | 30 | | 55 | Ω |
| 1/t _{UI} | Signaling rate | | | 250 | Mbps |
| | Clock frequency | | | 125 | MHz |
| T _A | Ambient temperature | -40 | | 85 | °C |

⁽¹⁾ In accordance with the High-K thermal metric difinitions of EIA/JESD51-7.

DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

| | PARAMETER | | TEST CONDITIONS | | TYP ⁽²⁾ | MAX | UNIT |
|----------------|---|--|--|--|--------------------|-----|------|
| | | Driver enabled | EN = V_{CC} , Input = V_{CC} or GND, $R_L = 50 \Omega$ | | 112 | 140 | mA |
| | Driver enabled | $EN = V_{CC}$, Input = V_{CC} or GND, $R_L = No load$ | | | 45 | mA | |
| ICC | Supply current | Driver disabled | EN = V_{CC} , Input = V_{CC} or GND, $R_L = 50 \Omega$ | | | 7 | mA |
| | | | EN = V _{CC} , Input = V _{CC} or GND, R _L = No load | | | 7 | mA |
| P _D | P _D Device power dissipation | | V_{CC} = 3.6 V, EN = V_{CC} , C_L = 15 pF, R_L = 50 Ω , Input 125 MHz 50 % duty cycle square wave, T_A = 85°C | | | 529 | mW |

 ⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
 (2) All typical values are at 25°C and with a 3.3-V supply voltage.

In accordance with the Low-K thermal metric difinitions of EIA/JESD51-3.



DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

| PARAMETER | | TEST CONDITIONS | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX | UNIT |
|---------------------------------|--|---|----------------------|--------------------|------------------------|------|
| LVTTL (I | D, EN) INPUT SPECIFICATIONS | | | | | |
| I _{IH} | High-level input current | V _{IH} = 2 V or V _{CC} | | | 10 | μA |
| I _{IL} | Low-level input current | V _{IL} = GND or 0.8 V | | | 10 | μA |
| C _i | Input capacitance | $V_1 = 0.4 \sin(30E6\pi t) + 0.5 V^{(3)}$ | | 5 | | pF |
| M-LVDS | (A, B) OUTPUT SPECIFICATIONS | | | | | |
| $ V_{AB} $ | Differential output voltage magnitude | | 480 | | 650 | mV |
| $\Delta V_{AB} $ | Change in differential output voltage magnitude between logic states | See Figure 2 | -50 | | 50 | mV |
| V _{OS(SS)} | Steady-state common-mode output voltage | | 0.8 | | 1.2 | V |
| ΔV _{OS(SS} | Change in steady-state common-mode output voltage between logic states | See Figure 3 | -50 | | 50 | mV |
| V _{OS(PP)} | Peak-to-peak common-mode output voltage | | | | 150 | mV |
| V _{A(OC)} | Maximum steady-state open-circuit output voltage | Con Figure 7 | 0 | | 2.4 | ٧ |
| V _{B(OC)} | Maximum steady-state open-circuit output voltage | See Figure 7 | 0 | | 2.4 | ٧ |
| V _{P(H)} | Voltage overshoot, low-to-high level output | See Figure 5 | | | 1.2 V _{SS} | ٧ |
| $V_{P(L)}$ | Voltage overshoot, high-to-low level output | | -0.2 V _{SS} | | | V |
| I _{os} | Differential short-circuit output current magnitude | See Figure 4 | | | 24 | mA |
| I _{OZ} | High-impedance state output current | $-1.4 \text{ V} \le (\text{V}_{\text{A}} \text{ or V}_{\text{B}}) \le 3.8 \text{ V},$ Other output = 1.2 V | -20 | | 20 | μΑ |
| I _{O(OFF)} | Power-off output current | $-1.4 \text{ V} \le (V_A \text{ or } V_B) \le 3.8 \text{ V},$ Other output = 1.2 V, $0 \le V_{CC} \le 1.5 \text{ V}$ | -20 | | 20 | μΑ |
| C _A orC _B | Output capacitance | V_1 = 0.4 sin(30E6 π t) + 0.5 V, ⁽³⁾ Other input at 1.2 V, driver disabled | | 3 | | pF |
| C _{AB} | Differential output capacitance | $V_1 = 0.4 \sin(30E6\pi t) V$, $^{(3)}$ Driver disabled | | | 2.5 | pF |
| C _{A/B} | Output capacitance balance, (C _A /C _B) | | 0.99 | | 1.01 | |

The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet. All typical values are at 25°C and with a 3.3-V supply voltage.

⁽²⁾

HP4194A impedance analyzer (or equivalent)



SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-----------------------|--|--|-----|--------------------|-----|------|
| t _{PLH} | Propagation delay time, low-to-high-level output | See Figure 5 | 1 | | 3 | ns |
| t _{PHL} | Propagation delay time, high-to-low-level output | | 1 | | 3 | ns |
| t _r | Differential output signal rise time | | 1 | | 2 | ns |
| t _f | Differential output signal fall time | | 1 | | 2 | ns |
| t _{sk(p)} | Pulse skew (t _{pHL} t _{pLH}) | | | | 100 | ps |
| t _{sk(o)} | Output skew | | | | 160 | ps |
| t _{sk(bb)} | Bank-to-bank skew ⁽²⁾ | | | | 100 | ps |
| t _{sk(pp)} | Part-to-part skew ⁽³⁾ | | | | 800 | ps |
| t _{jit(per)} | Period jitter, rms (1 standard deviation) ⁽⁴⁾ | 100 MHz clock input, All channels enabled | | 1 | 3 | ps |
| t _{jit(c-c)} | Cycle-to-cycle jitter ⁽⁴⁾ | 100 MHz clock input, All channels enabled | | | 20 | ps |
| t _{jit(pp)} | Peak-to-peak jitter ⁽⁴⁾ | 200 Mbps 2 ¹⁵ -1 PRBS input, All channels enabled | | 46 | 110 | ps |
| t _{PZH} | Enable time, high-impedance-to-high-level output | Soo Figure 6 | | | 7 | ns |
| t _{PZL} | Enable time, high-impedance-to-low-level output | See Figure 6 | | | 7 | ns |
| t _{PHZ} | Disable time, high-level-to-high-impedance output | Soo Figure 6 | | | 7 | ns |
| t _{PLZ} | Disable time, low-level-to-high-impedance output | See Figure 6 | | | 7 | ns |

- (1) All typical values are at 25°C and with a 3.3-V supply voltage.
 (2) t_{sk(bb)}, which only applies to the SN65MLVD129, is the magnitude of the difference between the t_{PLH} and t_{PHL} of two outputs of any bank.
- $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- Stimulus jitter has been subtracted from the numbers.

SLLS586-MARCH 2004



PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of V_{OS(PP)} is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





Figure 4. Driver Short-Circuit Test Circuit




PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_r \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
- B. C1, C2, C3, and C4 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.

Figure 6. Driver Enable and Disable Time Circuit and Definitions





Figure 7. Driver Maximum Steady State Output Voltage



PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by an Agilent 8304A Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 200 Mbps 2¹⁵-1 PRBS input.


Figure 8. Driver Jitter Measurement Waveforms



Table 1. Terminal Functions

| PIN | | TYPE | DESCRIPTION |
|-----------------|---|--------|--|
| NAME | NO. | ITPE | DESCRIPTION |
| SN65MLVD12 | 28 | | |
| 1D | 39 | Input | Data inputs for drivers |
| EN1-EN8 | 27, 28, 32, 33, 40, 41, 45, 46 | Input | Driver enable, active high, individual enables |
| 1A-8A | 2, 4, 8, 10, 14, 16, 20, 22 | Output | M-LVDS bus noninverting output |
| 1B-8B | 3, 5, 9, 11, 15, 17, 21, 23 | Output | M-LVDS bus inverting output |
| GND | 6, 12, 18, 24, 25, 26, 31, 37, 38, 43, 44 | Power | Circuit ground |
| V _{CC} | 1, 7, 13, 19, 29, 30, 35, 36, 47, 48 | Power | Supply voltage |
| NC | 34, 42 | N/A | Not connected |
| SN65MLVD12 | 29 | | |
| 1D, 2D | 39, 34 | Input | Data inputs for drivers |
| EN1-EN8 | 27, 28, 32, 33,40, 41, 45, 46 | Input | Driver enable, active high, individual enables |
| 1A-8A | 2, 4, 8, 10,14, 16, 20, 22 | Output | M-LVDS bus noninverting output |
| 1B–8B | 3, 5, 9, 11,15, 17, 21, 23 | Output | M-LVDS bus inverting output |
| GND | 6, 12, 18, 24, 25, 26, 31, 37, 38, 43, 44 | Power | Circuit ground |
| V _{CC} | 1, 7, 13, 19, 29, 30, 35, 36, 47, 48 | Power | Supply voltage |
| NC | 42 | N/A | Not connected |

PIN ASSIGNMENTS



NC - No internal connection



FUNCTION TABLE


| MLVD128 / MLVD129 ⁽¹⁾ | | | | | | |
|----------------------------------|--------|------|-----|--|--|--|
| INPUT | ENABLE | OUTF | STU | | | |
| D | EN | Α | В | | | |
| L | Н | L | Н | | | |
| Н | Н | Н | L | | | |
| OPEN | Н | L | Н | | | |
| X | OPEN | Z | Z | | | |
| X | L | Z | Z | | | |

(1) H = high level, L = low level, Z = high impedance, X = Don't care, OPEN = indeterminate

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

DRIVER INPUT AND DRIVER ENABLE

DRIVER OUTPUT



TYPICAL CHARACTERISTICS

180 V_{CC} = 3.3 V T_A = 25°C All EN = V_{CC} R_L = 50 Ω

25

50

75

f – Input Frequency – MHz Figure 9.

100

125

RMS SUPPLY CURRENT

FREE-AIR TEMPERATURE

180

V_{CC} = 3.3 V

f = 100 MHz

All EN = V_{CC}

R_L = 50 Ω

120

40

-40

-15

10

35

60

85

T_A - Free-Air Temperature - °C

Figure 10.

RMS SUPPLY CURRENT

10



TYPICAL CHARACTERISTICS (continued)

DIFFERENTIAL OUTPUT VOLTAGE MAGNITUDE vs




Figure 11.

TRANSITION TIME vs FREE-AIR TEMPERATURE




Figure 13.

PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 12.

PEAK-TO-PEAK JITTER vs DATA RATE






Figure 14.



TYPICAL CHARACTERISTICS (continued)








APPLICATION INFORMATION

CLOCK DISTRIBUTION


SN65MLVD128 Output Input Source: 19.6608 MHz Clock With 50% Duty Cycle, V_{CC} = 3.3 V, R_L = 50 Ω , C_L = 2.5 pF



Output Duty cycle = 49.97%. Vertical scale = 142 mV/div Horizontal scale = 11 ns/div

Input Source: 61.44 MHz Clock With 50% Duty Cycle, V_{CC} = 3.3 V, R_L = 50 Ω , C_L = 2.5 pF

SN65MLVD128 Output




Output duty cycle = 50.01%. Vertical scale = 142 mV/div Horizontal scale = 4 ns/div

Figure 17.

Figure 18.

DATA DISTRIBUTION

SN65MLVD128 Output Input Source: 250 Mbps, 2^{15} -1 PRBS, V_{CC} = 3.3 V, R_L = 50 Ω , C_L = 2.5 pF



Vertical scale = 150 mV/div Horizontal scale = 1.21 ns/div

Figure 19.





.com 13-Sep-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|-------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN65MLVD128DGG | ACTIVE | TSSOP | DGG | 48 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN65MLVD128DGGG4 | ACTIVE | TSSOP | DGG | 48 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN65MLVD128DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN65MLVD128DGGRG4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN65MLVD129DGG | ACTIVE | TSSOP | DGG | 48 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN65MLVD129DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN65MLVD129DGGRG4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated