## 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

## **FEATURES**

- ESD protection: HBM EIA/JESD22-A114-A Exceeds 2000 V MM EIA/JESD22-A115-A Exceeds 200 V
- · Balanced propagation delays
- · Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- Inputs accept voltages higher than V<sub>CC</sub>
- For AHC only: operates with CMOS input levels
- For AHCT only: operates with TTL input levels.

#### **DESCRIPTION**

The 74AHC/AHCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74AHC/AHCT138 decoders accept three binary weighted address inputs  $(A_0, A_1 \text{ and } A_2)$  and when enabled, provide 8 mutually exclusive active LOW outputs  $(\overline{Y}_0 \text{ to } \overline{Y}_7)$ .

The '138' features three enable inputs: two active LOW ( $\overline{E}_1$  and  $\overline{E}_2$ ) and one active HIGH ( $E_3$ ). Every output will be HIGH unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and  $E_3$  is HIGH.

This multiple enable function allows easy parallel expansion of the '138' to a 1-of-32 (5 lines to 32 lines) decoder with just four '138' ICs and one inverter.

The '138' can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The '138' is identical to the '238' but has inverting outputs.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f \le 3.0$  ns.

SYMBOL	PARAMETER	CONDITIONS	ТҮР	UNIT	
STWIBUL	PARAMETER	CONDITIONS	AHC	AHCT	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	4.4	4.4	ns
	propagation delay $E_3$ to $\overline{Y}_n$ ; $\overline{E}_n$ to $\overline{Y}_n$	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	4.2	4.3	ns
Cı	input capacitance	$V_I = V_{CC}$ or GND	3.0	3.0	рF
Co	output capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	4.0	4.0	рF
C <sub>PD</sub>	power dissipation capacitance	C <sub>L</sub> = 50 pF; f = 1 MHz; notes 1 and 2	18	23	pF

#### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$ 

C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V.

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

### **FUNCTION TABLE**

See note 1.

		INP	UTS						OUTI	PUTS			
Ē <sub>1</sub>	$\overline{E}_2$	E <sub>3</sub>	A <sub>0</sub>	<b>A</b> <sub>1</sub>	A <sub>2</sub>	₹0	<b>₹</b> 1	<b>₹</b> 2	₹3	₹4	<b>₹</b> 5	<b>₹</b> 6	<b>₹</b> <sub>7</sub>
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
X	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Х	L	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

#### Note

1. H = HIGH voltage level.

L = LOW voltage level.

X = don't care.

## **ORDERING INFORMATION**


OUTSIDE			PACKAGE								
NORTH AMERICA	NORTH AMERICA	TEMPERATURE PINS		PACKAGE	MATERIAL	CODE					
74AHC138D	74AHC138D	–40 to +85 °C	16	so	plastic	SOT109-1					
74AHC138PW	74AHC138PW DH		16	TSSOP	plastic	SOT403-1					
74AHCT138D	74AHCT138D		16	so	plastic	SOT109-1					
74AHCT138PW	74AHCT138PW DH		16	TSSOP	plastic	SOT403-1					


### **PINNING**


PIN	SYMBOL	DESCRIPTION
1, 2 and 3	A <sub>0</sub> , A <sub>1</sub> and A <sub>2</sub>	address inputs
4, 5	$\overline{E}_1$ and $\overline{E}_2$	enable inputs (active LOW)
6	E <sub>3</sub>	enable input (active HIGH)
15, 14, 13, 12, 11, 10, 9 and 7	$\overline{Y}_0$ to $\overline{Y}_7$	outputs (active LOW)
8	GND	ground (0 V)
16	V <sub>CC</sub>	DC supply voltage


# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138









1999 Mar 31 4

# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	74AHC				UNIT			
STIVIBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
V <sub>CC</sub>	DC supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	٧	
VI	input voltage		0	_	5.5	0	_	5.5	٧	
Vo	output voltage		0	_	$V_{CC}$	0	_	V <sub>CC</sub>	٧	
T <sub>amb</sub>	operating ambient temperature range	see DC and AC characteristics per device	-40	+25	+85	-40	+25	+85	°C	
$t_r$ , $t_f$ ( $\Delta t/\Delta f$ )	input rise and fall	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	_	_	100	_	_	_	ns/V	
	times except for Schmitt-trigger inputs	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	_	_	20	_	_	20		

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5	+7.0	V
VI	input voltage range		-0.5	+7.0	٧
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < -0.5 V; note 1	_	-20	mA
l <sub>OK</sub>	DC output diode current	$V_{\rm O} < -0.5 \; \text{V or} \; V_{\rm O} > V_{\rm CC} + 0.5 \; \text{V}; \; \text{note 1}$	_	±20	mA
lo	DC output source or sink current	$-0.5V < V_O < V_{CC} + 0.5 V$	_	±25	mA
Icc	DC V <sub>CC</sub> or GND current		_	±75	mA
T <sub>stg</sub>	storage temperature range		-65	+150	°C
$P_D$	power dissipation per package	for temperature range: -40 to +85 °C; note 2	_	500	mW

#### Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO packages: above 70 °C the value of  $P_D$  derates linearly with 8 mW/K. For TSSOP packages: above 60 °C the value of  $P_D$  derates linearly with 5.5 mW/K.

# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

## DC CHARACTERISTICS

### Family 74AHC

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDIT	IONS			T <sub>amb</sub> (°C	)		
SYMBOL	PARAMETER	071150			+25		- <b>40</b> 1	to +85	UNIT
		OTHER	V <sub>CC</sub> (V)	MIN.	TYP.	MAX.	MIN.	MAX.	
V <sub>IH</sub>	HIGH-level input		2.0	1.5	_	_	1.5	_	V
	voltage		3.0	2.1	_	-	2.1	-	
			5.5	3.85	_	_	3.85	_	
V <sub>IL</sub>	LOW-level input voltage		2.0	_	_	0.5	_	0.5	٧
			3.0	_	-	0.9	_	0.9	
			5.5	_	_	1.65	_	1.65	
V <sub>OH</sub>	HIGH-level output	$V_I = V_{IH}$ or $V_{IL}$ ;	2.0	1.9	2.0	_	1.9	_	V
	voltage; all outputs	$I_{O} = -50  \mu A$	3.0	2.9	3.0	_	2.9	_	
			4.5	4.4	4.5	_	4.4	_	
	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -4.0$ mA	3.0	2.58	_	_	2.48	_	V
		$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	
V <sub>OL</sub>	LOW-level output	$V_I = V_{IH}$ or $V_{IL}$ ;	2.0	_	0	0.1	_	0.1	V
	voltage; all outputs	I <sub>O</sub> = 50 μA	3.0	_	0	0.1	_	0.1	
			4.5	_	0	0.1	_	0.1	
	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 4$ mA	3.0	_	_	0.36	_	0.44	V
		$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 8$ mA	4.5	_	_	0.36	_	0.44	
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND	5.5	_	_	0.1	_	1.0	μΑ
l <sub>OZ</sub>	3-state output OFF current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND	5.5	_	_	±0.25	_	±2.5	μΑ
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	4.0	_	40	μΑ
Cı	input capacitance			_	3	_	_	10	рF

# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

## Family 74AHCT

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDI	TIONS			T <sub>amb</sub> (°C	;)		
SYMBOL	PARAMETER	071150			+25		-40 t	to +85	UNIT
		OTHER	V <sub>CC</sub> (V)	MIN.	TYP.	MAX.	MIN.	МАХ.	1
V <sub>IH</sub>	HIGH-level input voltage		4.5 to 5.5	2.0	_	_	2.0	_	٧
$V_{IL}$	LOW-level input voltage		4.5 to 5.5	_	_	8.0	_	0.8	٧
V <sub>OH</sub>	HIGH-level output voltage; all outputs	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -50 \mu A$	4.5	4.4	4.5	_	4.4	_	٧
	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	٧
V <sub>OL</sub>	LOW-level output voltage; all outputs	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 50 \mu A$	4.5	_	0	0.1	_	0.1	٧
	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 8$ mA	4.5	_	_	0.36	_	0.44	٧
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND	5.5	_	_	0.1	_	1.0	μΑ
loz	3-state output OFF current	$\begin{split} &V_I = V_{IH} \text{ or } V_{IL};\\ &V_O = V_{CC} \text{ or GND}\\ &\text{per input pin;}\\ &\text{other inputs at}\\ &V_{CC} \text{ or GND;}\\ &I_O = 0 \end{split}$	5.5	_	_	±0.25	_	±2.5	μА
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	4.0	_	40	μΑ
Δl <sub>CC</sub>	additional quiescent supply current per input pin	$V_I = V_{CC} - 2.1 \text{ V}$ other inputs at $V_{CC}$ or GND; $I_O = 0$	4.5 to 5.5	_	-	1.35	_	1.5	mA
Cı	input capacitance			_	3	_	_	10	рF

# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

## **AC CHARACTERISTICS**

## **Type 74AHC138**

 $GND = 0 \ V; \ t_r = t_f \leq 3.0 \ ns.$ 

		TEST CO	NDITION	ls		,	T <sub>amb</sub> (°C	<del></del>		
SYMBOL	PARAMETER	WAVEFORMS		V 00	+25			−40 to +85		UNIT
		WAVEFORMS	CL	V <sub>CC</sub> (V)	MIN.	TYP.	MAX.	MIN.	мах.	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$	see Figs 5 and 7	15 pF	3.0 to 3.6	_	6.0 <sup>(1)</sup>	11.4	1.0	13.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $E_3$ to $\overline{Y}_n$	see Figs 5 and 7	15 pF	3.0 to 3.6	_	5.8 <sup>(1)</sup>	12.8	1.0	15.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{E}_1$ , $\overline{E}_2$ to $\overline{Y}_n$	see Figs 6 and 7	15 pF	3.0 to 3.6	_	5.7 <sup>(1)</sup>	11.4	1.0	13.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$	see Figs 5 and 7	50 pF	3.0 to 3.6	_	8.6 <sup>(1)</sup>	15.8	1.0	18.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $E_3$ to $\overline{Y}_n$	see Figs 5 and 7	50 pF	3.0 to 3.6	_	8.2 <sup>(1)</sup>	16.3	1.0	18.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{E}_1$ , $\overline{E}_2$ to $\overline{Y}_n$	see Figs 6 and 7	50 pF	3.0 to 3.6	_	8.2 <sup>(1)</sup>	14.9	1.0	17.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$	see Figs 5 and 7	15 pF	4.5 to 5.5	_	4.4 <sup>(2)</sup>	8.1	1.0	9.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $E_3$ to $\overline{Y}_n$	see Figs 5 and 7	15 pF	4.5 to 5.5	_	4.2 <sup>(2)</sup>	8.1	1.0	9.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{E}_1$ , $\overline{E}_2$ to $\overline{Y}_n$	see Figs 6 and 7	15 pF	4.5 to 5.5	_	4.2 <sup>(2)</sup>	8.1	1.0	9.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$	see Figs 5 and 7	50 pF	4.5 to 5.5	_	6.3 <sup>(2)</sup>	10.1	1.0	11.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $E_3$ to $\overline{Y}_n$	see Figs 5 and 7	50 pF	4.5 to 5.5	_	6.0 <sup>(2)</sup>	10.1	1.0	11.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{E}_1$ , $\overline{E}_2$ to $\overline{Y}_n$	see Figs 6 and 7	50 pF	4.5 to 5.5	_	6.0 <sup>(2)</sup>	10.1	1.0	11.5	ns

#### Notes

- 1. Typical values at  $V_{\rm CC}$  = 3.3 V.
- 2. Typical values at  $V_{CC} = 5.0 \text{ V}$ .

1999 Mar 31

# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

## Type 74AHCT138

 $GND = 0 \ V; \, t_r = t_f \leq 3.0 \ \text{ns}.$ 

		TEST CO	NDITIO	NS		-	Γ <sub>amb</sub> (°C	)		
SYMBOL	PARAMETER	WAVEFORMS		V 00	+25			<b>-40</b>	UNIT	
		WAVEFORWS	CL	V <sub>CC</sub> (V)	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	MIN.	МАХ.	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$	see Figs 5 and 7	15 pF	4.5 to 5.5	_	4.4	10.4	1.0	12.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $E_3$ to $\overline{Y}_n$	see Figs 5 and 7	15 pF	4.5 to 5.5	_	4.3	9.1	1.0	10.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{E}_1$ , $\overline{E}_2$ to $\overline{Y}_n$	see Figs 6 and 7	15 pF	4.5 to 5.5	_	4.3	9.6	1.0	11.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $\overline{Y}_n$	see Figs 5 and 7	50 pF	4.5 to 5.5	_	6.2	11.4	1.0	13.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $E_3$ to $\overline{Y}_n$	see Figs 5 and 7	50 pF	4.5 to 5.5	_	6.2	10.1	1.0	11.5	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $\overline{E}_1$ , $\overline{E}_2$ to $\overline{Y}_n$	see Figs 6 and 7	50 pF	4.5 to 5.5	_	6.2	10.6	1.0	12.0	ns


#### Note

<sup>1.</sup> Typical values at  $V_{\rm CC}$  = 5.0 V.


# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

### **AC WAVEFORMS**



 $\overline{E_1}, \overline{E_2} \\ \text{INPUT} \\ \text{GND} \\ \hline V_{\text{OH}} \\ \hline V_{\text{OH}} \\ \hline V_{\text{OL}} \\ \hline \\ \text{Fig.6} \quad \text{The enable input } (\overline{E}_1, \overline{E}_2) \text{ to output } (\overline{Y}_n) \\ \text{propagation delays.}$ 



TEST	S <sub>1</sub>
t <sub>PLH</sub> /t <sub>PHL</sub>	open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

FAMILY	V <sub>I</sub> INPUT REQUIREMENTS	V <sub>M</sub> <sup>(1)</sup> INPUT	V <sub>M</sub> <sup>(1)</sup> OUTPUT
AHC	GND to V <sub>CC</sub>	50% V <sub>CC</sub>	50% V <sub>CC</sub>
AHCT	GND to 3.0 V	1.5 V	50% V <sub>CC</sub>

Fig.7 Load circuitry for switching times.


## 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

### **PACKAGE OUTLINES**

## SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT109-1	076E07S	MS-012AC				<del>95-01-23</del> 97-05-22	

# 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNI	T A max	<b>A</b> 1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	e	HE	٦	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ	
mn	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°	

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				<del>-94-07-12</del> 95-04-04	

1999 Mar 31 12

## 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

#### **SOLDERING**

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## 3-to-8 line decoder/demultiplexer; inverting

74AHC138; 74AHCT138

#### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD						
PACKAGE	WAVE	REFLOW <sup>(1)</sup>					
BGA, SQFP	not suitable	suitable					
HLQFP, HSQFP, HSOP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable					
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable					
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable					
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable					

#### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### **DEFINITIONS**

Data sheet status						
Objective specification	ctive specification This data sheet contains target or goal specifications for product development.					
Preliminary specification	reliminary specification This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	Product specification This data sheet contains final product specifications.					
Limiting values						
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.						
Application information						
Where application information	Where application information is given, it is advisory and does not form part of the specification.					

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.