

Z86230

ADVANCED PROGRAM BLOCKING AND NTSC LINE 21 XDS DECODER

PRELIMINARY PRODUCT SPECIFICATION

PS000401-TVC0699

ZILOG

©1999 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



TABLE OF CONTENTS

1. Architectural Overview	
1.1. BLOCK DIAGRAM AND OPERATIONAL OVERVIEW	9
2. PIN DESCRIPTIONS	13
3. Z86230 FEATURE SET	16
3.1. VBI DATA PROCESSING	
3.2. SERIAL COMMUNICATIONS INTERFACE	
3.3. SETUP AND OPERATIONAL CONTROL	
4. SERIAL COMMUNICATIONS INTERFACE	
4.1. I ² C Bus Operation	18
5. Commands	
5.1. SERIAL PORT COMMANDS	
5.2. READ AND WRITE COMMANDS	
5.3. Writing to the Z86230	
6. CONTROL REGISTERS	
6.1. REGISTERS SUMMARY	
6.2. XDS DATA RECOVERY	
6.4. PROGRAM BLOCKING MAP	
7. DEMONSTRATION PROGRAMS	
7.1. COMMUNICATING WITH THE Z86230	
7.2. I ² C Operation	
7.3. IICO PROGRAM	
7.4. GENERAL COMMANDS	43
7.5. SCRIPTI PROGRAM	43
7.6. SCRIPT FILES	43
8. ELECTRICAL CHARACTERISTICS	46
8.1. Absolute Maximum Ratings1	46
8.2. STANDARD TEST CONDITIONS	
8.3. DC CHARACTERISTICS	
8.4. AC AND TIMING CHARACTERISTICS	
8.5. ELECTRICAL CHARACTERISTICS	
9. APPLICATION INFORMATION	
9.1. Reference Designs	
10. PACKAGING	
11. Ordering Information	
11.1. PART NUMBER DESCRIPTION	
12. Precharacterization Product	
CUSTOMER FEEDBACK FORM	
Z86230 PRODUCT SPECIFICATION	
Customer Information	
RETURN INFORMATION	
PROBLEM DESCRIPTION OR SUGGESTION	





LIST OF FIGURES

FIGURE 1.	VOLTAGE/CIRCUIT REFERENCE	11
FIGURE 2.	FUNCTIONAL BLOCK DIAGRAM	12
FIGURE 3.	18-PIN DIP AND SOIC DEVICES	13
FIGURE 4.	I ² C Bus WRITE (Command)	20
FIGURE 5.	I ² C Bus READ (Command)	21
FIGURE 6.	I ² C SERIAL TIMING	22
FIGURE 7.	STANDARD TEST LOAD	46
FIGURE 8.	Z86230 REFERENCE CIRCUIT	50
FIGURE 9.	PCB Design of Z86230 Reference Circuit	52
FIGURE 10.	18-LEAD DIP PACKAGE DIAGRAM	53
FIGURE 11	18-LEAD SOIC PACKAGE DIAGRAM	۲3





LIST OF TABLES

TABLE 1.	PIN DESCRIPTIONS	13
TABLE 2.	Z86230 SERIAL CONTROL SIGNALS	16
TABLE 3.	USER PROGRAMMABLE FEATURES	17
TABLE 4.	Z86230 I ² C Slave Addresses	18
TABLE 5.	Z86230 I ² C READ BANK SELECT (RBS) COMMAND	20
TABLE 6.	I ² C Serial Timing Min/Max	22
TABLE 7.	BASIC SERIAL COMMANDS	23
TABLE 8.	RDS1-READ ONE BYTE	24
TABLE 9.	RSD2-READ TWO BYTES	24
TABLE 10.	WRXX-WRITE REGISTER XX	24
TABLE 11.	SERIAL STATUS REGISTER	25
TABLE 12.	CONFIGURATION REGISTER	25
TABLE 13.	XDS DATA ACTIVITY REGISTER	26
TABLE 14.	XDS FILTER REGISTER	26
TABLE 15.	XDS SECONDARY FILTER SETTINGS	27
TABLE 16.	INTERRUPT REQUEST REGISTER	27
TABLE 17.	INTERRUPT MASK REGISTER	28
TABLE 18.	CONTENT ADVISORY RATINGS SELECT REGISTER 1	28
TABLE 19.	CONTENT ADVISORY RATINGS SELECT REGISTER 2	29
TABLE 20.	CONTENT ADVISORY RATINGS SELECT REGISTER 3	30
TABLE 21.	CONTENT ADVISORY RATINGS SELECT REGISTER 4	31
TABLE 22.	CONTENT ADVISORY REGISTER 1	31
TABLE 23.	CONTENT ADVISORY REGISTER 2	32
TABLE 24.	BLOCKING CONTROL REGISTER 1	32
TABLE 25.	CONTENT ADVISORY RATINGS SELECT REGISTER 5	32
TABLE 26.	CONTENT ADVISORY RATINGS SELECT REGISTER 6	34
TABLE 27.	BLOCKING CONTROL REGISTER 2	34
TABLE 28.	XDS DATA EXTRACTION EXAMPLE FILTER SETTINGS	36
TABLE 29.	Z86230 SUMMARY OF CONTROL COMMANDS	38
TABLE 30.	SUMMARY OF Z86230 INTERNAL REGISTERS	39
TABLE 31.	MPAA MATRIX (USE CONTENT ADVISORY RATING REGISTER	40
TABLE 32.	TV PARENTAL GUIDELINES MATRIX	40
TABLE 33.	CANADIAN ENGLISH MATRIX	41
TABLE 34.	CANADIAN FRENCH MATRIX	41
TABLE 35.	CONFIGURATION REGISTER SCRIPT FILES	44
TABLE 36.	DC CHARACTERISTICS	47
TABLE 37.	COMPOSITE VIDEO INPUT	47
TABLE 38.	Non-Standard Video Signals	47



TABLE 39.	HIN/XIN SIGNAL INPUT	18
TABLE 40.	LINE 21 INPUT PARAMETERS	19
TABLE 41.	RECOMMENDED COMPONENT VALUES—REFERENCE CIRCUIT	51



1. ARCHITECTURAL OVERVIEW

The Z86230 is a stand-alone integrated circuit, capable of processing Extended Data Services (XDS) in Field 2 of the Vertical Blanking Interval (VBI) of a video frame. This device conforms to the transmission format defined in the Television Decoder Circuits Act of 1990, in accordance with the Electronics Industry Association specification EIA-608A and EIA-744A.

The XDS data is processed to provide either a Program Blocking signal (PB) or a recovered XDS data packet. The PB matches the contents of the recovered Content Advisory packet to the user selections input on the decoder. On-chip XDS filters in the Z86230 are fully-programmable, enabling recovery of only those XDS data packets selected for use in TVs, VCRs, and Set-Top boxes.

In addition, the Z86230 is ideally suited to monitor Picture-In-Picture (PiP) window video for violence blocking and other XDS data services.

Highlights of the Z86230 include:

- 1. A stand-alone Line 21 Decoder for Extended Data Services (XDS).
- 2. Extractable XDS data from the input video.
- 3. Full output of a selectable V-Chip Program Blocking signal (PB).
- 4. Selectable XDS filter parameters from a list of preprogrammed values.
- 5. Minimal communications and control overhead that provides simple implementation of Violence Blocking and Auto Clock Set Features.
- 6. Full output of the recovered XDS data through the I²C serial communication port.
- 7. Two different slave addresses that are selectable in the I²C serial communication port.
- 8. Selectable NTSC or PAL operation.


1.1 BLOCK DIAGRAM AND OPERATIONAL OVERVIEW

The Z86230 is designed to process XDS data of the television VBI. The device requires both a Composite Video and a horizontal timing signal (HIN/XIN input). Several passive components are required for proper operation. Commands are input to enable the decoder to process and control the V-Chip response to the XDS Content Advisory packet. The Z86230 can also be configured to operate with PAL video signals. In PAL mode, the device decodes information encoded into VBI Line 22. The encoded data must conform to the waveform and command structure defined for NTSC Line 21 operation.

Figure 1 illustrates the Functional Block Diagram of the Z86230.



FIGURE 1. FUNCTIONAL BLOCK DIAGRAM





1.1.1 Input Signals

The Composite Video input should be a signal which is nominally 1.0 Volt p-p, with sync tips negative and band limited to $600 \, \text{kHz}$. The Z86230 operates with an input level variation of $\pm 3 \, \text{dB}$.

The HIN/XIN input signal is required to bring the voltage-controlled oscillator (VCO) close to the required operating frequency.

1.1.2 Video Input Signal Processing

The Composite Video input is AC-coupled to the device where the sync tip is internally clamped to a fixed reference voltage.

The Data Slicer extracts a clean CMOS-level data signal by slicing the signal at its midpoint. The slice level is established on an adaptive basis during Line 21.

The Sync Slicer processes the clamped Composite Video signal to extract Composite Sync. This signal is used to lock the internal logic to the incoming video. The slice level is stored on the sync slice capacitor, CSYNC.

The Data Clock Recovery circuit operates in conjunction with the Horizontal (H) Lock circuit. These circuits produce a data clock (DCLK) and, when Line 21 code appears, DCLK phase lock is achieved during the clock run-in burst (used to reclock the sliced data). When phase lock is established, DCLK is maintained until a change in the video signal occurs.

1.1.3 Voltage-Controlled Oscillator (VCO) and One-Shot

All internal timing and synchronizing signals are derived from the on-board 12-MHz VCO. Its output is the DCLK signal used to drive the Horizontal and Vertical counter chains.

The One-Shot circuit produces a horizontal timing signal derived from the incoming video.

The VCO exhibits stable gain characteristics and good power supply rejection.

1.1.4 Timing and Counting Circuits

The DCLK is divided to generate the horizontal timing signals H and 2H.The H signal is further divided in the line counter (LINE CNTR) and field counter (FLD CNTR) to produce the various decodes used to establish vertical lock and to time the control functions required for proper operation.

1.1.5 Command Processor

The Command Processor controls the manipulation of the data for storage. During the recovery time, the command processor, in conjunction with the data recovery circuits, recovers the XDS data.



1.1.6 Decoder Control Circuit


The Decoder Control circuit block is the users communications port. This circuit converts the information from the control port into the internal control signals required to establish the operating mode of the decoder.

The Z86230 responds to its slave address for both the READ and WRITE conditions. If the READ bit is Low (indicating a WRITE sequence), then the Z86230 responds with an Acknowledge. The master should then send an address byte followed by a data byte. If the READ bit is High (indicating a READ sequence), then the Z86230 responds with an Acknowledge followed sequentially by a status byte and a data byte. READ data is only available through indirect addressing. WRITE addressing exhibits both indirect and direct modes. The busy bit in the status byte indicates if the WRITE operation is completed or if READ data is available.

1.1.7 Voltage/Current Reference

The Voltage/Current reference circuit uses an externally connected resistor to establish the reference levels that are used throughout the Z86230. For a minimal investment, the use of an external resistor can also provide improved internal precision.

FIGURE 2. VOLTAGE/CIRCUIT REFERENCE





2. PIN DESCRIPTIONS

There are 2 different packages, 18-pin DIP and 18-pin SOIC, available in the Z86230.

FIGURE 3. 18-PIN DIP AND SOIC DEVICES




TABLE 1. PIN DESCRIPTIONS

Symbol	Pin#	Function	Direction	Description
I ² C SEL	1	I ² C Address Select	Input	Selects I ² C Address. Low(0) sets the slave address to 28h for WRITE and 29h for READ. HIGH(1) sets the slave address to 2Ah for WRITE and 2Bh for READ.
H SEL	2	HIN/XIN Select	Input	Selects the source of the horizontal frequency signal. Tying pin 2 HIGH(1) selects XIN mode. Tying pin 2 Low(0) selects HIN mode.
X _{OUT}	3	XTAL Output	Output	When operating in XIN mode this pin is the output pin for the XTAL circuit. In HIN mode, the X _{OUT} pin is a no connect (NC).
NRST	4	RESET	Input	Capable of being tied to an RESET signal if a Power-On Reset action is required. RESET must be held Low(0) for at least 100ns; otherwise, the pin must be tied HIGH(1).

The polarity is sync tips negative. This signal pin should be AC-coupled through a 0.1 μ F capacitor and driven by a source impedance

Sync slice level. A 0.1 μ mF capacitor must be tied between this pin and analog ground $V_{SS}(A)$. This capacitor stores the sync slice

of 470 ohms or less.

level voltage.



CSYNC 8

Composite Sync

TABLE 1. PIN DESCRIPTIONS


Symbol	Pin#	Function	Direction	Description
HIN/XIN	5	Horizontal In/XTAL In	Input	When XTAL mode is selected, the horizontal frequency signal may be generated on the chip using the external 32.768-kHz crystal circuit, as shown below. This circuit must be connected between pin 5 and 3.
				Z86230 Pin 5 Y1 32.768KHz Pin 3 R2 470K Crystal Type: 32.768 kHz, CL=12.5pF Series Resistance < 35 kOhms (18 kOhms typ) Epson, C-001R 32.768 kHz or
				Fox, NC26, NC28 or equivalent When HIN mode is selected, a horizontal frequency signal must be supplied to the pin. This signal must be within +3% Fh; however, the frequency signal can exhibit any polarity and duty cycle. Alternatively, an external horizontal frequency signal may be used in XIN mode operation. In this case, the signal must exhibit a frequency of 32.768 KHz.
V _{SS}	6	Power Supply (digital) GND	N/A	This pin is the lowest potential power pin for the digital circuit that is typically tied to system ground.
VIDEO	7	Composite Video	Input	Composite NTSC video input, 1.0V p-p (nom), band limited to 600 kHz. The circuit operates with signal variation between 0.7–1.4V p-p.

Output



TABLE 1. PIN DESCRIPTIONS

Symbol	Pin#	Function	Direction	Description
LPF	9	Loop Filter	Output	Loop Filter. A series RC low-pass filter must be tied between this pin and analog ground $V_{SS}(A)$. There must also be second capacitor from the pin to $V_{SS}(A)$.



				-
RREF	10	Resistor Reference	Input	Reference setting resistor. This resistor must be 10 kOhms, ±2%.
V _{SS} (A)	11	Power Supply (Anlalog) GND	N/A	This pin is the lowest potential power pin for the analog circuit that is typically tied to system ground.
V_{DD}	12	Power Supply +5V	N/A	The voltage on this pin is nominally 5.0 Volts, and may range between 4.75 to 5.25 Volts with respect to the $V_{\rm SS}$ pins.
PB	13	Program Blocking	Output	This pin is HIGH(1) when the received Content Advisory packet matches the viewers selection as entered into the Content Advisory Rating Select registers.
SDA	14	Serial Data	In/Output	This pin is the bidirectional data line for sending and receiving serial data.
SCLK	15	Serial Clock	Input	This pin acts as an input pin for the serial clock signal from the I^2C master. The clock rate is expected to be within I^2C limits.
NC	16	No Connect	N/A	No Connect
INTRO	17	Interrupt Output	Output	This pin provides an interrupt signal to the master control device in accordance with the settings in the Interrupt Mask Register.
NC	18	No Connect	N/A	No Connect



3. Z86230 FEATURE SET

The primary features of the Z86230 are briefly described below. More complete descriptions can be found in later sections of this document.

3.1 VBI DATA PROCESSING

The Z86230 extracts the XDS data in Line 21 of the incoming video. Processing includes:

- 1. Extracting XDS data from the input video.
- 2. Outputting the V-Chip Program Blocking signal (PB).
- 3. Outputting the XDS data through the serial port (raw or filtered).
- 4. Selecting the XDS filter parameters from a list of preprogrammed values.
- 5. Selecting either NTSC or PAL operation.

3.2 Serial Communications Interface

Communications and control of the Z86230 is possible through the I²C serial control interface, composed of:

- 1. A 2-wire I²C interface.
- 2. Two available slave addresses.

TABLE 2. Z86230 SERIAL CONTROL SIGNALS

Signal	I ² C SEL	SCLK	SDA
Pin #	1	15	14
I/O	I	I	I/O
1 st I ² C Address (28h(W)/29h(R))	0	CLK	Data
$2^{nd} I^2C Address(2Ah(W)/2Bh(R))$	1	CLK	Data



3.3 SETUP AND OPERATIONAL CONTROL

The Z86230 is fully programmable through its flexible I^2C serial communication port. The following tables provide a *partial list* of User-Programmable Features and Default Conditions upon RESET.

TABLE 3. USER PROGRAMMABLE FEATURES

Feature	Parameters	RESET Condition
Video Standard	NTSC/PAL	NTSC
VCO Lock	Video/External HIN	Video
H Lock	Video/External HIN	Video
XDS Data Output	Raw/Filtered	OFF
Contents Advisory Rating Select	ON/OFF	OFF
Program Blocking	ON/OFF	ON
Blocking <i>No Rating</i> Programs	ON/OFF	OFF
Program Unblock Hold Off	Up to 254 Vertical Frames	0



4. SERIAL COMMUNICATIONS INTERFACE

Commands and data are sent to and from the Z86230 through its I²C serial communications interface. This port is the path for setting the configuration and operational modes of the device. The interface is also used as the port for outputting the recovered XDS data.

4.1 I²C Bus Operation

The Z86230 supports a bidirectional 2-wire bus and data transmission protocol. The bus is controlled by the master device, which generates the serial clock (SCLK), controls the bus access, and generates the START and STOP conditions. The serial data (SDA) pin is the bidirectional data line. The Z86230 is a slave device with two possible slave addresses. When the I²C SEL pin is Low, the slave address is 28h for WRITE and 29h for READ. When the I²C SEL pin is High, the slave address is 2Ah for WRITE and 2Bh for READ.

The Z86230 can receive or transmit data under control of the master device. Communication is initiated when the master device sends the START condition followed by the Z86230 Slave Address READ byte or Slave Address WRITE byte. The Z86230 responds with an Acknowledge.

The $|^2$ C RD/WR bit is the Least Significant Bit (LSB) of the I^2 C addresses listed below in Table 4.

TABLE 4. Z86230 I²C SLAVE ADDRESSES

	READ	WRITE
1 st I ² C Address	29h	28h
2 nd I ² C Address	2Bh	2Ah

Note: Low(0) on pin 1 selects the 1^{st} I^2C Address; HIGH(1) on pin 1 selects the 2^{nd} I^2C Address.

4.1.1 The I²C Bus Protocol

The Bus Protocol requires that:

- 1. Data transfer can only be started when the bus is not busy.
- 2. During data transfer, data transitions must not occur while the clock is High.

4.1.2 Bus Conditions

Bus Conditions are defined as:

Not Busy. Data and Clock lines are both High.

START. A High-to-Low transition of the SDA line while the SCLK line is High.

STOP. A Low-to-High transition of the SDA line while the SCLK line is High.



Acknowledge. When addressed, the receiving device must output an Acknowledge after the reception of each byte. The master device must generate the clock for the Acknowledge bit. Acknowledge is SDA = Low. Not Acknowledge (NACK) is SDA = High.

Data. The data (SDA) is output by the transmitting device on the falling edge of SCLK, MSB first. The receiving device interprets the data, MSB first, on the rising edge of SCLK.

Communication with the Z86230 is initiated when the master device sends the Z86230 slave address following a START condition. The Z86230 has a preset, single, seven-bit slave address. The Z86230 responds with an Acknowledge. The eighth bit of the slave address is driven High for READ operations and Low for WRITE operations.

4.1.3 Writing to the I²C Bus

Commands and data are written to the Z86230 using the I^2C bus interface. The device is enabled when an I^2C START condition, followed by its Slave Address WRITE byte, is received. A WRITE operation is ended and the bus is disabled upon the receipt of an I^2C STOP condition. Any number of command bytes, up to 32, may be sent after the device is WRITE-enabled. Each of these commands is either 1 or 2 bytes in length. The device executes the commands in order of receipt.

Overflowing the 32 byte buffer causes improper operation. The RDY bit of the Serial Status Register (SSR) may be read to determine if there is room in the command buffer for at least 2 bytes of command data. The Status register data is output immediately following the receipt of the Slave Address READ.

The first byte of a 2-byte command is always written first. The master's sequence for writing a 2-byte command, followed by a 1-byte command is displayed in the following example:

Start

Slave_Address_Write/Slave ACK

CMD1_Write/Slave ACK

DATA1_Write/Slave ACK

CMD2_Write/Slave ACK

Stop



FIGURE 4. I²C BUS WRITE (COMMAND)

I2C One-Byte WRITE (Command) START SLAVE ADDR WRITE CMD STOP (WRITE=28h for the 1st I²C Address and 2nh for the 2nd I²C Address)



Note: The Status Register RDY bit must be read and checked prior to the START condition of either WRITE sequence above. Refer to the One Byte READ (Status Only) in Figure 5 for more information on reading the Status Register.

4.1.4 Reading Data Using the I²C Bus

The Z86230 I²C bus supports READ sequences up to 34 bytes in length. All READ sequences output the Serial Status Register (SSR) as the first output byte. The data to be read is selected by sending the READ BANK SELECT (RBS) command. Four READ bank modes are available in the Z86230:

TABLE 5. Z86230 I²C READ BANK SELECT (RBS) COMMAND

RBS Command	Descriptions
Bank 0	A general-purpose bank used to read the Z86230-defined internal registers. The register to be read from Bank 0 is set up manually using the READ SELECT commands, RDS1 and RDS2. These commands load the selected data byte (or pair of bytes) into the first location(s) of Bank 0, and set the DAV bit to indicate the availability of data.
Bank 1	A special purpose bank provided to facilitate the reading of commonly accessed data. This bank contains the Program Blocking registers and permits direct, multibyte reading of internal registers <code>08h</code> through <code>11h</code> . These registers are described in the internal register section. When it is selected, the sequence of bytes read is SSR, followed by internal registers <code>08h</code> , <code>09h</code> , <code>0Ah</code> , <code>0Bh</code> , <code>0Ch</code> , <code>0Dh</code> , <code>0Eh</code> , <code>0Fh</code> , <code>10h</code> , and <code>11h</code> .
Bank 2	A special purpose bank provided to facilitate the reading of commonly accessed data. This bank contains the XDS Program Name data from the most recently received current class type 3 packet.
Bank 3	A special purpose bank provided to facilitate the reading of commonly accessed data. This bank contains the XDS Network Name and Call Letter data. The first 26 bytes has the XDS Network Name from the most recently received XDS channel class type 1 packet. Bytes 26 through 31 has the XDS Call Letters data from the most recently received XDS channel class type 2 packet

Note: Banks 2 and 3 are 33 bytes in length. Byte 32 of these banks contains an 8 bit checksum. The checksum is calculated such that the addition of the 32 data bytes and the checksum modulo 256 equals zero. The checksum should always be evaluated after reading this data to ensure that the XDS data is not being updated during the READ operation. The result is a meaningless combination of two unrelated XDS data packets. If a bad checksum is encountered, the READ operation should be repeated.

All READ sequences output the SSR first. If the Serial Status register DAV bit is set, a 2- or multiple-byte READ sequence can be initiated, beginning with a START condition. If the DAV bit is not set, the I^2C master device should not attempt to read any data bytes or the required data can be lost from the Z86230 output registers. The I^2C master device should end the READ sequence by failing to acknowledge the received byte. This sequence is repeated until the DAV bit becomes true.

Note: In all I²C READ operations (1-, 2- and 3-byte reads are illustrated in Figure 5), the most recent byte read from the Z86230 should be acknowledged by the master with a Not Acknowledge (NACK). The DAV bit of the Serial Status Register (SSR) is cleared by the master clocking out the eighth bit of the first data byte read. The DAV bit is never cleared by just reading the SSR (One Byte READ) alone. All data is output MSB first.

The master's sequence for reading two *data bytes* (total of 3 bytes including SSB) from the Z86230 is:

Start

Slave_Address_Read/Slave_ACK


SS_Byte/Master ACK

First_Byte/Master ACK

Second_Byte/Master_NACK

Stop

FIGURE 5. I²C BUS READ (COMMAND)



Note: In all I²C READ operations, the most recent byte read from the Z86230 must be acknowledged by the master with a NACK (Not ACKnowledge).

4.1.5 Clock and Data Transitions

The SCLK and SDA bus lines are normally pulled High with a resistor. Data on the SDA bus may only change during SCLK Low time periods. Data changes during SCLK High periods indicate a START or STOP condition as defined in Table 6.

4.1.6 START Condition

A High-to-Low transition of SDA with SCLK High is a START condition which must precede any other command.

PS000401-TVC0699



4.1.7 STOP Condition

A Low-to-High transition of SDA with SCLK High is a STOP condition which terminates all communications.

4.1.8 Acknowledge

All address and data words are serially transmitted to and from the Z86230 in eight bit words. A ninth bit time is used for the Acknowledge. The acknowledging device pulls the SDA bus Low during the ninth bit. A Not Acknowledge (NACK) is returned by SDA = High during the ninth clock time.

FIGURE 6. I²C SERIAL TIMING




TABLE 6. I²C SERIAL TIMING MIN/MAX

Symbol	Parameter	Min	Max	Units
f _{SCLK}	Clock Frequency		100	kHz
t _{LOW}	Clock Pulse Width Low	4.7	_	ms
t _{High}	Clock Pulse Width High	4.0	_	ms
t _R	SDA and SCL Rise Time	_	1.0	ms
t _F	SDA and SCL Fall Time	_	300	ns
t _{AA}	Clock Low to Data Out Valid	0.1	3.5	ms
t _{BUF}	Bus Free Time	4.7	_	ms
t _{HD.STA}	Start Hold Time	4.0	_	ms
t _{SU.STA}	Start Set-up Time	4.7	_	ms
t _{HD.DAT}	Data In Hold Time	0	_	ms
t _{SU.DAT}	Data In Set-up Time	250	_	ns
t _{SU.STO}	Stop Set-up Time	4.7	_	ms
t _{DH}	Data Out Hold Time	100	_	ns
t _l	Input Filter Time Constant		100	ns



5. COMMANDS

5.1 SERIAL PORT COMMANDS

The commands must be contained within the Start–Slave Address–etc. sequence.

Note: In the following Command descriptions, the letter h following a command code designates hexadecimal notation.

5.1.1 RESET = FBh

RESET is a 1-byte command. The RESET command establishes all of the specified default settings in the device, but it does not reset the serial port itself. The RESET command must be followed by a no operation (NOP) command, because RESET stays active until deactivated by the NOP. This sequence can be entered without the RDY bit being set.

5.1.2 NOP = 00h

NOP is a 1-byte command. The NOP command does not affect the status of the RDY bit in the Serial Status Register (SSR) and can be executed independent of the RDY status.

TABLE 7. BASIC SERIAL COMMANDS

Serial Command	Command Code
RESET	FBh
NOP	00h

5.2 READ AND WRITE COMMANDS

All register diagrams indicated in this section incorporate the following conventions, unless otherwise noted:

- R = Read, W = Write, X = Indeterminate, and res = Reserved
- All register bits marked as res must be set to Low(0)

5.2.1 READ Bank Select (RBS = FDh)

RDS1 is a 2-byte command to select the read data bank. The lower 2 bits of the second data byte select one of four banks of up to 33 bytes. A subsequent |²C READ deciphers data from the specified bank.

5.2.2 READ SELECTs (RDS1 = 40h-51H)

RDS1 is a 1-byte command used to initiate a 1-byte READ sequence. This activity is performed by moving the contents of the register identified by the address field (AD00:04) of the command to the first location of READ bank 0. Addresses 00h—11h are valid in the RDS1 command field AD00:04.

TABLE 8. RDS1-READ ONE BYTE (RDS1 = 40h-51h)

Bit	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
	0	1	0	AD04	AD03	AD02	AD01	AD00
R/W	W	W	W	W	W	W	W	W

5.2.3 RDS2 = 60h-70h

RDS2 is a 1-byte command which is used to initiate a 2-byte READ sequence by moving the contents of the two consecutive registers, starting with the one identified by the address portion of the command (AD00:AD04), to the first 2 locations of read bank 0. Only Addresses 00h-10h are valid in the RDS2 command field AD00:04.

Note: For XDS data recovery, when the XDS Filter Register (see <u>Control Registers</u>) is enabled for the required packets, the Z86230 automatically establishes the 2-byte recovery mode and moves the recovered data bytes to the first 2 locations of bank 0.

TABLE 9. RSD2-READ TWO BYTES (RDS2 = 60h-70h)

Bit	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
	0	1	1	AD04	AD03	AD02	AD01	AD00
R/W	W	W	W	W	W	W	W	W

5.3 Writing to the Z86230

5.3.1 WRxx = C0h-D1h

TABLE 10. WRXX-WRITE REGISTER XX (WRX = C0h-D1h)

Bit	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
	1	1	0	AD04	AD3	AD2	AD1	AD0
R/W	W	W	W	W	W	W	W	W

The WRITE commands require 2 bytes to execute. The first byte is the write command and includes the Z86230 register address (AD00:04) being written. The second byte is the data to be written.



6. CONTROL REGISTERS

Information controlling the setup and operation of the Z86230 are maintained in several registers. The user may read or alter the contents of these registers as required.

All register diagrams indicated in this section incorporate the following conventions, unless otherwise noted:

- R = Read, W = Write, X = Indeterminate, and res = Reserved
- All register bits marked as *res* must be set to Low(0)

6.1 REGISTERS SUMMARY

6.1.1 Serial Status Register

TABLE 11. SERIAL STATUS REGISTER (ADDRESS NOT REQUIRED)

Bit	7	6	5	4	3	2	1	0
	RDY	DAV	res	WOVR	INTR	ROVR	FLD	LOCK
R/W	R	R	R	R	R	R	R	R

D₀-LOCK. Active High, indicating that the internal sync circuits are locked. May be used as an indication of the presence of a video signal.

D₁-FLD. Signals the current video field. Low = Field 2, High = Field 1.

D₂–ROVR. Active High, indicating that the data available in the output buffer is not read out and new data is written over it.

 D_3 -INTR. Active High, indicating that an interrupt other than DAV is pending. Reserved.

D₄-WOVR. Active High, indicating a serial input data overrun.

D₅-Res. Reserved.

D₆-**DAV**. Active High, indicating that data is available to be read out.

D₇**-RDY**. Active High, indicating that the port input buffer is empty. Only the NOP, RESET and READ instructions may be sent if RDY is Low.

6.1.2 Configuration Register

TABLE 12. CONFIGURATION REGISTER (ADDRESS = 00h)

Bit	7	6	5	4	3	2	1	0
	res	TVS						
R/W	R	R	R	R	R	R/W	R	R/W

 D_0 -TVS. Selects the television standard. High selects PAL and Low selects NTSC. The default is NTSC. When PAL is selected, the display defaults to 15 TV scan lines per display row.

D₁-Res. Reserved

D₂-D₇-Res. Reserved.

6.1.3 XDS Data Activity Register

TABLE 13. XDS DATA ACTIVITY REGISTER (ADDRESS = 04h)

Bit	7	6	5	4	3	2	1	0
	res	res	res	res	res	res	XDS	res
R/W	R	R	R	R	R	R	R	R

D₀-Res. Reserved.

D₁–XDS. Indicates XDS data is being processed. This bit becomes inactive if no XDS data is received within the previous 16 seconds: High = Active, Low = Inactive. The RESET state is Low.

D₂-D₇-Res. Reserved.

6.1.4 XDS Filter Register

26

TABLE 14. XDS FILTER REGISTER (ADDRESS = 05h)

Bit	7	6	5	4	3	2	1	0
	s ₂	s ₁	s ₀	PUBL	MISC	CHAN	FUTR	CURR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

D₀**-CURR.** Selects Current Class packets for output through the Serial Control port when XDS recovery is enabled.

D₁-FUTR. Selects Future Class packets for output through the Serial Control port when XDS recovery is enabled.

D₂-CHAN. Selects Channel Information Class packets for output through the Serial Control port when XDS recovery is enabled.

 D_3 –MISC. Selects Miscellaneous Class packets for output through the Serial Control port when XDS recovery is enabled.

D₄-PUBL. Selects Public Service Class packets for output through the Serial Control port when XDS recovery is enabled.

D₅-**D**₇-**s**₀-**s**₂. Selects a set of secondary parameters, tabulated below, to be used in filtering the XDS data when XDS recovery is enabled.



TABLE 15	VDC	SECONDARY	Eu TED	CETTINICS
I ARIF IS	XIIS	SECONDARY	FII TER	SETTINGS

Secondary Filter	Filter Value (s0:s2)
All	0h
Time Information	1h
In Band Only	2h
Content Advisory	3h
VCR Information	4h
Reserved	5h
Reserved	6h
Reserved	7h

Notes:

- 1. Setting this register to 00h turns XDS data recovery off. Setting bits D_0 through D_4 enables XDS data recovery for the Classes selected as qualified by the Secondary Filter (bits D_5 – D_7). If Bits D_0 – D_4 are all set to 1, all Classes of XDS data are output (even Reserved and Undefined).
- 2. The Time Information Only selection includes the Time of Day (TOD) and Local Time Zone (LTZ) packets.
- 3. VCR Information selects TOD, LTZ, Net ID, Local Call Letters, Impulse Capture, Tape Delay, Composite 2, and Out-of-Band Channel Number packets for recovery.

6.1.5 Interrupt Request Register

TABLE 16. INTERRUPT REQUEST REGISTER (ADDRESS = 06h)

Bit	7	6	5	4	3	2	1	0
	res	res	dXDS	res	dLOK	EOF	DLE	res
R/W	R/W	R/W	R/W	R/W	R/W	R	R	_

D₀-Res. Reserved.

D₁-DLE. Active High, indicating that the data line has ended. This bit sets two lines after the data line, and clears about 20 lines before the end of the field.

D₂–EOF. Active High, indicating that the video signal is currently at the end of a field. This bit sets during line 262 in Field 1 and line 524 in Field 2. This bit clears about 2 lines before the end of the field.

D₃**-dLOK**. Active High, indicating that the state of the LOCK signal has changed. The SSR must be read to determine the current state.

D₄-Res. Reserved.

D₅**-dXDS**. Active High, indicating that a change in XDS activity has occurred. The Line 21 Activity Register must be read to determine if XDS data is active.

D₆-D₇-Res. Reserved.

Note: Except as noted for the case of D1 and D2 above, the master device must write a 1 to the appropriate bit in the Interrupt Request Register to clear the Interrupt. Writing a 1 to

any valid bit position the Interrupt Request Register is equivalent to CLEARing an interrupt request on that bit.

6.1.6 Interrupt Mask Register

TABLE 17. INTERRUPT MASK REGISTER (ADDRESS = 07h)

Bit	7	6	5	4	3	2	1	0
	res	res	dXDS	res	dLOK	EOF	DLE	DAV
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register identifies which activities in the Interrupt Request Register is used to cause an interrupt. Setting the bit to 1 enables the interrupt when the corresponding event becomes active. Setting all bits of this register to zero disables interrupts.

6.1.7 Content Advisory Ratings Select Register 1

This register holds the MPAA Content Advisory selections made by the viewer.

TABLE 18. CONTENT ADVISORY RATINGS SELECT REGISTER 1 (ADDRESS = 08h)

Bit	7	6	5	4	3	2	1	0
	res	Not	Х	NC-17	R	PG-13	PG	G
		Rated						
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

D₀-G. The Z86230 outputs High on pin 13 when the incoming video program is *G-rated* according to the MPAA Ratings standards, and this bit is set to High.

D₁-PG. The Z86230 outputs High on pin 13 when the incoming video program is *PG-rated* according to the MPAA Ratings standards, and this bit is set to High.

D₂-PG-13. The Z86230 outputs High on pin 13 when the incoming video program is *PG-13-rated* in MPAA Ratings standards, and this bit is set to High.

D₃-R. The Z86230 outputs High on pin 13 when the incoming video program is *R*-rated according to the MPAA Ratings standards, and this bit is set to High.

 D_4 -NC-17. The Z86230 outputs High on pin 13 when the incoming video program is *NC-17-rated* according to the MPAA Ratings standards, and this bit is set to High.

D₅-X. The Z86230 outputs High on pin 13 when the incoming video program is *X-rated* according to EIA-744A and EIA-608A specifications. MPAA no longer recognizes the X rating.

D₆-Not Rated. The Z86230 outputs High on pin 13 when the incoming video program is *Not Rated* according to the MPAA Ratings standards, and this bit is set to High.



 D_7 -Res. Reserved. This bit must be kept Low(0).

Note: The Z86230 outputs Low when a bit in this register is set to Low, and the incoming video program possesses the corresponding MPAA Rating. The device outputs High onto pin 13 only when a bit is set to High; it recovers the corresponding MPAA Rating in the incoming video program.

6.1.8 Content Advisory Ratings Select Register 2

This register holds the TV Parental Guidelines (Base Content) Content Advisory selections made by the viewer.

TABLE 19. CONTENT ADVISORY RATINGS SELECT REGISTER 2 (ADDRESS = 09h)

Bit	7	6	5	4	3	2	1	0
	res	NONE	TV-MA	TV-14	TV-PG	TV-G	TV-Y7	TV-Y
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

 D_0 -TV-Y. The Z86230 outputs High on pin 13 when the incoming video program is TV-Y-rated according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₁-TV-Y7. The Z86230 outputs High on pin 13 when the incoming video program is *TV-Y7-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₂-TV-G. The Z86230 outputs High on pin 13 when the incoming video program is *TV-G-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₃-TV-PG. The Z86230 outputs High on pin 13 when the incoming video program is *TV-PG-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₄-TV-14. The Z86230 outputs High on pin 13 when the incoming video program is *TV-14-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₅-TV-MA. The Z86230 outputs High on pin 13 when the incoming video program is *TV-MA-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₆-TV-MA. The Z86230 outputs High on pin 13 when the incoming video program is *TV-NONE-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

 D_7 -Res. Reserved. This bit must be kept Low(0).

Note: The Z86230 outputs Low when a bit in this register is set to Low, and the incoming video program possesses the corresponding TV Parental Guidelines Rating. The device outputs High onto pin 13 only when a bit is set to High; it recovers the corresponding TV



Parental Guidelines Ratings in the incoming video program. This control register is for the base rating of TV Parental Guidelines.

6.1.9 Content Advisory Ratings Select Register 3

This register holds the TV Parental Guidelines (V and S Contents) Content Advisory selections made by the viewer.

TABLE 20. CONTENT ADVISORY RATINGS SELECT REGISTER 3 (ADDRESS = 0Ah)

Bit	7	6	5	4	3	2	1	0
	TV-	TV-14-	TV-PG-	TV-Y7-	res	TV-	TV-14-	TV-PG-
	MA-V	V	V	FV		MA-S	S	S
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

D₀-TV-PG-S. The Z86230 outputs High on pin 13 when the incoming video program is *TV-PG-S-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₁-TV-14-S. The Z86230 outputs High on pin 13 when the incoming video program is *TV-14-S-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₂-TV-MA-S. The Z86230 outputs High on pin 13 when the incoming video program is *TV-MA-S-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

 D_3 -Res. Reserved. This bit must be kept Low(0).

 D_4 -TV-Y7-FV. The Z86230 outputs High on pin 13 when incoming video program is TV-Y7-FV-rated in TV Parental Guidelines Ratings standards, and this bit is set to High.

D₅-TV-PG-V. The Z86230 outputs High on pin 13 when the incoming video program is *TV-PG-V-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₆-TV-14-V. The Z86230 outputs High on pin 13 when the incoming video program is *TV-14-V-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₇-TV-MA-V. The Z86230 outputs High on pin 13 when the incoming video program is *TV-MA-V-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

Note: The Z86230 outputs Low when a bit in this register is set to Low and the incoming video program possesses the corresponding TV Parental Guidelines Rating. The device outputs High onto pin 13 only when a bit is set to High; it recovers the corresponding TV Parental Guidelines Rating in the incoming video program. This control register is for the S- and V-rated programs in TV Parental Guidelines Rating.



6.1.10 Content Advisory Ratings Select Register 4

This register holds the TV Parental Guidelines (L and D Content) Content Advisory selections made by the viewer.

TABLE 21. CONTENT ADVISORY RATINGS SELECT REGISTER 4 (ADDRESS = 0Bh)

Bit	7	6	5	4	3	2	1	0
	res	TV-MA-	TV-14-	TV-PG-	res	res	TV-14-	TV-PG-
		L	L	L			D	D
R/W	R	R/W	R/W	R/W	R	R	R/W	R/W

D₀-TV-PG-D. The Z86230 outputs High on pin 13 when the incoming video program is *TV-PG-D-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₁-TV-14-D. The Z86230 outputs High on pin 13 when the incoming video program is *TV-14-D-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

 D_2 - D_3 . Reserved. These bits must kept Low(0).

D₄-TV-PG-L. The Z86230 outputs High on pin 13 when the incoming video program is *TV-PG-L-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₅-TV-14-L. The Z86230 outputs High on pin 13 when the incoming video program is *TV-14-L-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

D₆-TV-MA-L. The Z86230 outputs High on pin 13 when the incoming video program is *TV-MA-L-rated* according to the TV Parental Guidelines Ratings standards, and this bit is set to High.

 D_7 -Res. Reserved. This bit must be kept Low(0).

Note: The Z86230 outputs Low when a bit in this register is set to Low and the incoming video program possesses the corresponding TV Parental Guidelines Rating. The device outputs High onto pin 13 only when a bit is set to High and it recovers the corresponding TV Parental Guidelines Rating in the incoming video program. This control register is for the D- and L-rated programs in TV Parental Guidelines Rating.

6.1.11 Content Advisory Register 1

TABLE 22. CONTENT ADVISORY REGISTER 1 (ADDRESS = 0Ch)

Bit	7	6	5	4	3	2	1	0
	В	1	D	a1	a0	r2	r1	r0
R/W	R	R	R	R	R	R	R	R

ZILOG

D₀-D₆. These bits hold the corresponding information recovered from the first byte of the received Content Advisory Ratings packet.

D₇-**B**. This bit indicates the blocking status. When this bit is High, it indicates that the data from the received Content Advisory packet matches the user selection contained in one of the Content Advisory Ratings registers, and the PB pin is in the blocking status.

6.1.12 Content Advisory Register 2

TABLE 23. CONTENT ADVISORY REGISTER 2 (ADDRESS = 0Dh)

Bit	7	6	5	4	3	2	1	0
	Р	1	(F)V	S	L	g2	g1	g0
R/W	R	R	R	R	R	R	R	R

D₀-D₆. These bits hold the corresponding information recovered from the second byte of the received Content Advisory Ratings packet.

D₇-**P**. This bit indicates the validity of the data in the recovered Content Advisory packet. When this bit is High, it indicates that the data from the received Content Advisory packet is valid. This bit clears if no Content Advisory packet is received after 5 seconds.

6.1.13 Blocking Control Register 1

TABLE 24. BLOCKING CONTROL REGISTER 1 (ADDRESS = 0Eh)

Bit	7	6	5	4	3	2	1	0
	BLEN				BTE			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

D₀-D₆-BTE. These bits set the Block Timer which controls the duration of the hold of the blocking signal on a change of channel. The default value of **0** has a hold time of 2 seconds. The time is extended in 2 frames with each binary step.

D₇-BLEN. These bits enable the blocking capability. BLEN=0 enables blocking; BLEN=1 disables blocking.

6.1.14 Content Advisory Ratings Select 5

This register holds the Canadian English Language Content Advisory selections made by the viewer.

Table 25. Content Advisory Ratings Select Register 5 (Address = 0Fh)

Bit	7	6	5	4	3	2	1	0
	res	18+	14+	PG	G	C8+	С	Е
R/W	R	R/W						



- **D₀-E.** The Z86230 outputs High on pin 13 when the incoming video program is *E-rated* according to the Canadian English Language Ratings standards, and this bit is set to High.
- **D₁-C.** The Z86230 outputs High on pin 13 when the incoming video program is *C-rated* according to the Canadian English Language Ratings standards, and this bit is set to High.
- **D₂-C8+.** The Z86230 outputs High on pin 13 when the incoming video program is C8+-rated according to the Canadian English Language Ratings standards, and this bit is set to High.
- **D₃-G.** The Z86230 outputs High on pin 13 when the incoming video program is *G-rated* according to the Canadian English Language Ratings standards, and this bit is set to High.
- D_4 -PG. The Z86230 outputs High on pin 13 when the incoming video program is PG-rated according to the Canadian English Language Ratings standards, and this bit is set to High.
- **D₅-14+.** The Z86230 outputs High on pin 13 when the incoming video program is 14+-rated according to the Canadian English Language Ratings standards, and this bit is set to High.
- **D₆-18+.** The Z86230 outputs High on pin 13 when the incoming video program is 18+-rated according to the Canadian English Language Ratings standards, and this bit is set to High.
- D_7 -Res. Reserved. This bit must be kept Low(0).

Note: The Z86230 outputs Low when a bit in this register is set to Low and the incoming video program possesses the corresponding Canadian French Language Rating. The device outputs High onto pin 13 only when a bit is set to High and it recovers the corresponding Canadian English Language Rating in the incoming video program.

6.1.15 Content Advisory Ratings Select Register 6

This register holds the Canadian French Language Content Advisory selections made by the viewer.

TABLE 26. CONTENT ADVISORY RATINGS SELECT REGISTER 6 (ADDRESS = 10h)

Bit	7	6	5	4	3	2	1	0
	res	res	18ans+	16ans+	13ans+	8ans+	G	E
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

D₀-E. The Z86230 outputs High on pin 13 when the incoming video program is *Erated* according to the Canadian French Language Ratings standards, and this bit is set to High.

D₁-G. The Z86230 outputs High on pin 13 when the incoming video program is *G-rated* according to the Canadian French Language Ratings standards, and this bit is set to High.

D₂-8ans+. The Z86230 outputs High on pin 13 when incoming video program is 8ans+-rated in Canadian French Language Ratings standards, and this bit is set to High.

D₃-13ans+. The Z86230 outputs High on pin 13 when incoming video program is *13ans+-rated* in Canadian French Language Ratings standards, and this bit is set to High.

D₄-16ans+. The Z86230 outputs High on pin 13 when incoming video program is *16ans+-rated* in Canadian French Language Ratings standards, and this bit is set to High.

D₅-18ans+. The Z86230 outputs High on pin 13 when the incoming video program is *18ans+-rated* according to the Canadian French Language Ratings and this bit is set to High.

 D_6 - D_7 -Res. Reserved. These bits must be kept Low(0).

Note: The Z86230 outputs Low when a bit in this register is set to Low and the incoming video program possesses the corresponding Canadian French Language Rating. The device outputs High onto pin 13 only when a bit is set to High and it recovers the corresponding Canadian French Language Rating in the incoming video program.

6.1.16 Blocking Control Register 2

TABLE 27. BLOCKING CONTROL REGISTER 2 (ADDRESS = 11AH)

Bit	7	6	5	4	3	2	1	0
	res	BNR						
R/W	R	R	R	R	R	R	R	R/W

D₀-BNR. The Z86230 outputs High on pin 13 when the incoming video program has *No Rating* and this bit is set to Low. Setting this bit to High disables blocking on *No Rating*.



 D_1 - D_7 -Res. Reserved. These bits must be kept Low(0).

6.2 XDS DATA RECOVERY

The Z86230 is able to recover Extended Data Services (XDS) information from the input video signal. This data, formatted according to EIA-608A, can contain a wide variety of information about current and future programs, the channel currently tuned, other channels, and miscellaneous data, including time of day.

XDS data packets are tagged according to a Class/Type system defined by EIA-608A. The Z86230 can be programmed to filter the XDS data stream to extract only the classes of interest to the application. An additional level of filtering is provided that permits selection of certain groups of packets that are of use in specific applications. XDS filtering reduces the traffic on the serial bus, reduces the load of the TV/VCR control processor, and simplifies external XDS decoding.

XDS data recovery is enabled by selecting one or more classes in the XDS Filter Register. Optionally, a secondary filter code can be specified which further limits the packets to be recovered. When XDS recovery is enabled, filtered data pairs are loaded into the first two data locations of Bank 0 immediately upon receipt. The DAV bit of the Serial Status Register (SSR) then goes High, indicating the availability of two output bytes.

When the XDS Filter Register is set to 00h (the default state), XDS recovery is disabled.

CAUTION: When XDS data recovery is enabled, the external controller should never perform any other read operation, except SSR reads, in the beginning of Field 2. Commands other than READ SELECTs do not interfere with XDS data recovery regardless of their position in the video frame.

Some examples of Z86230 WRITE commands that could be used to set the XDS Filter Register are indicated in Table 28. The XDS Filter Register bit assignments are defined in Table 30.

TABLE 20	VDC DATA	FYTRACTION	EVANDLE	Eu Ten	CETTINICS
I ARI F JX	XIIS IIATA	EXTRACTION	FXAMPLE	HII TER	SETTINGS

{WRITE Command, Filter Code}	XDS Filter Output
{C5,41}	All In Band; Current Class packets recovered.
{C5,61}	Program Rating; Current Class packets recovered. This filter may be used for Program Blocking Data Packet Recovery.
{C5,1F}	All XDS packets recovered.
{C5,01}	All Current Class packets recovered.
{C5,28}	Time information recovered. This filter extracts the Time of Day (TOD) and Local Time Zone (LTZ) packets from the Miscellaneous Class data. This filter may be used to implement Auto Clock-Setting in TVs, and VCRs.
{C5,9F}	VCR Information recovered. This filter selects TOD, LTZ, Net ID, Local Call Letters, Impulse Capture, Tape Delay, Composite 2, and Out-of-Band Channel Number packets for recovery.

6.2.1 Filtered XDS Data Format

Filtered XDS data is output from the Z86230 in the order it is received on Line 21. In other words, think of the Z86230 XDS filter function as creating a new, smaller stream of XDS data packets. This new data stream looks exactly as though the Class and Type specified in the XDS Filter Register (05h) are *the only data* encoded on Line 21 of Field 2. The filtered data output from the Z86230 is in full compliance with EIA-608 specifications for XDS data streams (headers and control codes intact). Refer to the **Note** paragraph on the next page for a special exception to this rule.

XDS data and header information (including START, CONTINUE, and END commands) are passed through the filter for the XDS Class and Type specified in the XDS Filter Register. All other Line 21 data is filtered out. This data does not output or generate a data available flag (DAV) in the Serial Status Register (SSR).

To properly read filtered XDS data from the Z86230, the master device must first write the XDS Filter Register (05h) with its required XDS Class and Type information. For example, in the Z86230, in order to extract ONLY the Line 21 Program Rating information, the master must write the value 61h to the XDS Filter Register. The master should then poll the state of the DAV bit in the SSR until DAV = 1.

As soon as DAV = 1, the master may initiate a 3-byte READ in RBS Read Bank 0 mode (XDS data bytes always arrive in pairs, so it is safe to read the first 2 bytes of read bank 0 when DAV = 1 in the SSB). A 3-byte READ always yields two data bytes, which in this case are the first 2 bytes of the Current Class, Program Rating Type XDS data stream encountered on Line21, Field 2. The master device must then interpret those 2 bytes according to EIA-608 specifications for Current Class, Program Rating Type data. Refer to EIA-608 for the appropriate data formats.



The XDS filters on the Z86230 greatly reduce the amount of Field 2 data passed on to the master device for further processing and interpretation; however, the master device must still interpret the filtered data stream in accordance with EIA-608A. In other words, only the selected XDS data Class and Type packets are chosen. The filtered data stream contains all of the XDS command and data packets. Though the Z86230 filtered data stream is in full compliance with the EIA-608 specification, the master device must still interpret the necessary packets to ensure full compliance with EIA-608A.

Note: The Z86230 XDS filter for Program Rating information functions differently than all other Z86230 predefined XDS filters. This change has been made to minimize the amount of data passed through the Program Rating XDS filter, thereby minimizing the interpretation and communications load on the master device. When the XDS Filter Register is set to 61h (Class=01h (Current), Type=05h (Program Rating) the only data from Line 21 Field 2 that passes through the filter is:

- 1. Program Rating Packet: [xxh,xxh]. The Current Class Program Rating data byte pair as defined in EIA-608. The program's rating is encoded per EIA-608 in the xxh byte pair.
- 2. The END Packet [0Fh,CHKSUM]. A 2-byte packet that includes a CHKSUM computed per EIA-608A. The checksum calculation includes the START packet [01h,05h] even though this value was not passed through the filter.



6.3 Z86230 COMMANDS AND REGISTERS SUMMARY

TABLE 29. Z86230 SUMMARY OF CONTROL COMMANDS

Name	Code	Function
RESET	FBh	RESET is 1-byte command sequence serial communication. The RESET command establishes all of the specified default settings in the device; however, it does not reset the serial port itself. This sequence can be entered without RDY being set.
NOP	00h	NOP is a 1-byte command for use in serial communication. The NOP command does not affect the status of the RDY bit in the Serial Status Register (SSR) and can be executed independent of the RDY status.
RDS1	40h-51h	RDS1 is a 1-byte command used to initiate a 1-byte READ sequence by moving the contents of the register identified by the address field (AD00:04) of the command to the output register. Addresses 00h-11h are valid in the RDS1 command field AD00:04.
RDS2	60h-70h	RDS2 is a 1-byte command which is used to initiate a 2-byte READ sequence. This activity is accomplished by moving the contents of the two consecutive registers, starting with the one identified by the address portion of the command (AD00:AD04), to the output registers. Only Addresses 00h-10h are valid in the RDS2 command field AD00:04.
WRxx	C0h-D1h, XXh	The WRITE commands require 2 bytes to execute. The first byte is the WRITE command includes the Z86230 register address (AD00:04) being written. The second byte (XXh) is the data to be written.
RBS	FDh, 0Xh	RBS is 2-byte command to select the READ data bank. The 2 LSBs of the second byte (0xh) select one of four banks of up to 33 bytes. Subsequent I ² C READs interpret data from this bank.



TABLE 30. SUMMARY OF Z86230 INTERNAL REGISTERS

Register Name	Addr	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
Serial Status Register (SSR)	None	RDY	DAV	res	WOVR	INTR	ROVR	FLD	LOCK		
Configuration	00h	res	TVS								
XDS Data Activity	04h	res	res	res	res	res	res	XDS	res		
XDS Filter	05h	s ₂	s ₁	s ₀	PUBL	MISC	CHAN	FUTR	CURR		
Interrupt Request Register	06h	res	res	dXDS	res	dLOK	EOF	DLE	res		
Interrupt Mask Register	07h	res	res	dXDS	res	dLOK	EOF	DLE	DAV		
Content Advisory Rating Select 1	08h	res	Not Rated	Х	NC-17	R	PG-13	PG	G		
Content Advisory Rating Select 2	09h	res	NONE	TV-MA	TV-14	TV-PG	TV-G	TV-Y7	TV-Y		
Content Advisory	0Ah	TV-MA	TV-14	TV-PG	TV-Y7	res	TV-MA	TV-14	TV-PG		
Rating Select 3		V	V	V	FV		S	S	S		
Content Advisory	0Bh	res	TV-MA	TV-14	TV-PG	res	res	TV-14	TV-PG		
Rating Select 4			L	L	L			D	D		
Content Advisory1	0Ch	В	1	D	a1	a0	r2	r1	r0		
Content Advisory 2	0Dh	Р	1	(F)V	S	L	g2	g1	g0		
Blocking Control 1	0Eh	BLEN				BTE					
Content Advisory Rating Select 5	0Fh	res	18+	14+	PG	G	C8+	С	E		
Content Advisory Rating Select 6	10h	res	res	18ans+	16ans+	13ans+	8ans+	G	Е		
Blocking Control 2	11h	res	BNR								
Note: All register bits i	NOTE: All register bits marked as res must be set to Low(0).										

6.4 PROGRAM BLOCKING MAP

The following matrices demonstrate the program-blocking response of the Z86230. The first column lists the possible entries into the Content Advisory Rating registers. The first row lists the ratings that might be recovered from the received Content Advisory packet. Blocking action is indicated by the black boxes.

Each matrix shows the response to the possible user selections entered into the Content Advisory Rating registers when programs having specific Content Advisory packets are received. For example, as shown in the TV Parental Guidelines Rating matrix, entering the viewer selection from TV-PG D in register 09B causes blocking whenever the received Content Advisory packet is TV-PG D, TV-PG VD, TV-PG SD, TV-PG LD, TV-PG VSD, TV-PG VLD, TV-PG SLD or TV-PG VSLD.



Table 31. MPAA Matrix (Use Content Advisory Rating Register 08h)

	G	PG	PG-13	R	NC-17	Х	NR
G							
PG							
PG-13							
R							
NC-17							
Х							
NR							

TABLE 32. TV PARENTAL GUIDELINES MATRIX (USE CONTENT ADVISORY RATING REGISTER 09h, 0Ah, 0Bh)

	Y	Υ	7	G										G																1	14								MA							
	_		F V	-	-	٧	' S	S L	_	D	V S	V L	V D	S L	S	L	۷ S L	/ \ S S	/ \ 6 6	/ - -	L D	V S L D	٧	' S	5 1	L	D	V S	V L	V D	S	S	L D	V S L	V S D	V L	S L	V S L	V	S	S L	5				V S L
Υ									t			1							t						t														T		T	t	T	Ť	t	1
Y7								T	T										T						T														T		T		T	T	T	٦
Y7-FV																									T														Г				T	T	T	1
G																																												I		
PG																																														
PG-V																																														
PG-S																																														
PG-L																																														
PG-D																																														
14																																														
14-V																																														
14-S																																														
14-L																																														
14-D																																														
MA																																							L							
MA-V																																												L		ı
MA-S																																											L			
MA-L																										Ī																				
N OTE: "-	<i>"</i> (de	no	te	S	a k	a	se	ra	ati	ηç	١.																																	_	Ī



TABLE 33. CANADIAN ENGLISH MATRIX (USE CONTENT ADVISORY RATING REGISTER OFh)

	E	С	C8+	G	PG	14+	18+
E							
С							
C8+							
G							
PG							
14+							
18+							

TABLE 34. CANADIAN FRENCH MATRIX (USE CONTENT ADVISORY RATING REGISTER 10h)

	E	G	8ans+	13ans+	16ans+	18ans+
E						
G						
8ans+						
13ans+						
16ans+						
18ans+						



7. DEMONSTRATION PROGRAMS

7.1 COMMUNICATING WITH THE Z86230

Communications with the Z86230 is accomplished using its serial communications interface (it is assumed that the user is familiar with the serial protocol requirements).

Note: In the following descriptions, <ENTER> means "press the Enter key".

7.2 I²C OPERATION

The Z86230 is configurable as an I²C slave device. The PC communicates with the Z86230 through its parallel port. Though these programs are not intended as examples of how to program the application they do provide a means of illustrating the serial control process and capability of the Z86230.

The three programs available are titled IICO, SCRIPTI and XDSCAP. These programs compile and run satisfactorily with the Z86230 in a test board. Compiled versions are available on disk. Contact your local ZiLOG sales office for further information on these programs.

7.3 IICO PROGRAM

This program sends 1 byte to the Z86230 without checking the status of the RDY bit. The program returns the contents of the Serial Status Register (SSR) after the command is entered. When the program is active the screen displays:

IIC Command Byte >

The user may enter any valid 1-byte command such as FBh (RESET) or 00h (NOP) and then hit the ENTER key. The screen then displays the byte entered and the SSR contents as follows:

IIC Byte = 00

IIC Status = 83h

This example shows that the NOP command was entered. The SSR contents, 83h, indicate that the RDY, FLD, and LOCK bits are High, which implies that the serial port is ready for further input, that the input video signal was in Field 1 at the time the status was read, and that the part is operating in video lock mode.

The IICO program is exited by entering a Control+C (^C) character.

For example, entering the following two 1-byte commands displays the following:

Reset the part FB, 00



7.4 GENERAL COMMANDS

Serial Command	Command Code
RESET	FBh, FCh, 00h
NOP	00h
SSB	FFh,FFh,FEh

7.5 SCRIPTI PROGRAM

This program is designed to send any number of 1 or 2-byte commands to the Z86230. The list of commands to be executed are contained in Script files that have the extension .SER. For example, a file called FILFA.SER contains the 1-byte command:

{C5, 02} * Set xds filter to all future class

The program is invoked by typing: SI File_name <ENTER>

Note: File_name without the .SER extension.

The screen displays:

EEG CCD2 Serial Interface Script Player Version x.xx

Slave Address is 28h

Script File Done

The responding slave address is reported to the screen. When all of the commands in the file are successfully sent to the Z86230, the PC returns to the system prompt.

The program checks the RDY status before sending each byte. If, during the entry of a command, the RDY bit is not found to be a 1 after an extended wait, the program reports the contents of the SSR and then continues checking for RDY.

7.6 SCRIPT FILES

Script files can be generated to perform all of the setup and control functions required to use the part in an application. The script files shown in the following pages are examples used to set up the Z86230 for different operating conditions. Some of the files contain only a single command while others include several commands. The user should refer to Z86230 Commands and Registers Summary for details. Although the following examples are organized according to a particular register, some of the files contain information for several registers.

7.6.1 Configuration Register Script Files

TABLE 35. CONFIGURATION REGISTER SCRIPT FILES

File Name	Command	Function
FIGVH	{C7,00}	Set INT Mask register clear
	{83,12}	Bit set ext V pulse for pos
FIGN	{C0,00}	Set config back to default state
FIGPAL	{C0,01}	Set config register to TVS=1. Changes VBI line to L22 PAL.

7.6.2 XDSCAP Program

This program performs the task of XDS data recovery. XDS recovery must first be enabled through the appropriate XDS Filter command. Script file examples for setting the XDS Filter are shown below.

The program is invoked by typing: SI File_name <ENTER>

When the program is invoked, the PC screen displays:

EEG CCD2 XDS Data Recovery Test Program Version x.xx

Slave Address is 28h

The responding slave address is reported to the screen.

When communication is acknowledged, the program displays all XDS data recovered from those packets that were enabled through the XDS Filter command:

{01,03}Current Program{00}{0F,7F}....etc

The ASCII characters are displayed as ASCII characters, while the nonprinting characters are displayed by their Hex values within curly braces. Byte pairs, such as Class, Type, are shown as pairs within the curly braces, separated by a comma, for example: {01,03}.

If no data is received within approximately 45 seconds, the program times out, reports Data Not Available, and exits.

Note: The XDSCAP program can also be exited by entering a Control+C (^C) character.



7.6.3 XDS Filter Register Script Files

File Name	Command	Function
FILA	{C5,1F}	Set XDS filter to all
FIL0	{C5,00}	Set XDS filter to none; turns off XDS recovery
FILCA	{C5,01}	Set XDS filter to all current class
FILC	{C5,41}	Set XDS filter to current, in band class
FILFA	{C5,02}	Set XDS filter to all future class
FILCH	{C5,04}	Set XDS filter to channel class
FILM	{C5,08}	Set XDS filter for misc. info
FILTIME	{C5,28}	Set XDS filter time only
FILVCR	{C5,9E}	Set XDS filter vcr info



8. ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings¹


Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to 6.0	V
V _{IN}	DC Input Voltage	-0.5 to V _{DD} +0.5	V
V _{OUT}	DC Output Voltage	–0.5 to V _{DD} +0.5	V
I _{IN}	CAUTION: DC Input Current per Pin	+10	mA
I _{OUT}	DC Output Current per Pin	+20	mA
I _{DD}	DC Supply Current	+30	mA
P_D	Power Dissipation per Device	300	mW
T _{STG}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 seconds	260	°C

Notes:

8.2 STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 7).

FIGURE 7. STANDARD TEST LOAD



Voltages referenced to V_{SS} (A).
 Maximum ratings are those values beyond which damage to the device may occur.
 Functional operation should be restricted to the limits specified in the DC and AC Characteristics tables or Pin Description section.



8.3 DC CHARACTERISTICS

Table 36. DC Characteristics— $T_A = 0$ °C to +70°C; $V_{DD} = +4.75V$ to +5.25V

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{IL}	Input Voltage Low		0	0.2 V _{DD}	V
V _{IH}	Input Voltage High		0.7 V _{DD}	V_{DD}	V
V _{OL}	Output Voltage Low	I _{OL} = 1.00 mA	_	0.4	V
V _{OH}	Output Voltage High	I _{OH} = 0.75 mA	V _{DD} -0.4V	-2	V
I _{IL}	Input Leakage	0V, V _{DD}	-3.0	3.0	mA
I _{DD}	Supply Current			30	mA
Kf	VCO Gain		_	TBD	MHz/V
I _{LP}	Loop Filter Current		_	TBD	mA

8.4 AC AND TIMING CHARACTERISTICS

8.4.1 Composite Video Input

TABLE 37. COMPOSITE VIDEO INPUT

Parameter	Conditions
Amplitude	1.0V p-p ±3 dB
Polarity	Sync tips negative
Bandwidth	600 kHz
Signal Type	Interlaced
Max Input R	470 ohms
DC Offset	Signal must be AC-coupled with a minimum series capacitance of 0.1 μF

8.5 ELECTRICAL CHARACTERISTICS

8.5.1 Non-Standard Video Signals

Non-standard video signals must have the following characteristics:

TABLE 38. NON-STANDARD VIDEO SIGNALS

Parameter	Conditions
Sync Amplitude	200 mV minimum
Vertical Pulse Width	3H ±0.5H
Vertical Pulse Tilt	20 mV maximum



TABLE 38. NON-STANDARD VIDEO SIGNALS

Parameter	Conditions			
H Timing	Phase Step (Head Switch) ±10 µs maximum Fh Deviation (long term) ±0.5% maximum Fh p-p Deviation (short term) ±0.3% maximum			
Vertical Sync Signal	The internal sync circuits lock to all 525- or 625-line signals that exhibit a vertical sync pulse that meets the following conditions:			
	1. It is at least 3H \pm 0.5H wide.			
	2. It starts at the proper 2H boundary for its field.			
	If equalizing pulse serrations are present, they must be less than 0.125H in width.			
Minimum Signal- to-Noise	The Z86230 functions down to a 25 dB signal-to-noise ratio (CCIR-weighted) with one error per row or better at that level.			
Ratio to Composite Video	Input			

8.5.2 HIN/XIN Signal Input

Table 39. HIN/XIN Signal Input

Mode		Parameter	Conditions
1. HIN	(Video Lock Mode)	Amplitude	CMOS level signal where Low \leq 0.2 V _{CC}
Input		Polarity	Any
		Frequency	15,734.263 Hz @ 3%
	(HIN Lock Mode)	Amplitude	CMOS level signal where Low \leq 0.2 V _{CC}
		Polarity	Any
		Frequency	Same as Display Horizontal Flyback (HFB) pulse
2. XIN	(XTAL)	Frequency	32.768 KHz
Input		Frequency tolerance	±20ppm @ T _A = 25C, CL = 12.5pF
	(Clock)	Amplitude	CMOS level signal where Low \leq 0.2 V _{CC}
		Frequency	32.768 kHz ±2%



8.5.3 Line 21 Input Parameters (at 1.0V p-p)

Line 21 must be in its proper position to the leading edge of the Vertical Sync signal.

TABLE 40. LINE 21 INPUT PARAMETERS

Parameter	Conditions
Code Amplitude	50 IRE*
Code Zero Level	5 IRE, +15 IRE relative to Back Porch
Start of Code	10.5 \pm 0.5 μ s (measure from the midpoint of the leading edge of the composite video Hsync pulse to the midpoint of the rising edge of the first clock run-in cycle.)
Start of the Data	3.972 ms, -0.00 µs, +0.30 µs (measure from the midpoint of the falling edge of the most recent clock run-in cycle to the midpoint of the rising edge of the start bit.)

Note: *A relative unit of measure developed by the Institute of Radio Engineers (IRE). One IRE equals 1/140th of the composite video signal's peak-to-peak voltage. IRE is the former name of what is now known as the Institute of Electrical and Electronics Engineers (IEEE).



9. APPLICATION INFORMATION

The recommended schematic, component placement, and PCB layout for a single-sided DIP design are provided in the following figures. I²C communication and XTAL mode are chosen in the reference circuit design. EMI and noise in the video frequency range is kept to an absolute minimum by running the ground plane underneath the entire Z86230 package length. This design is recommended for both SOIC and DIP package styles.

9.1 REFERENCE DESIGNS

FIGURE 8. Z86230 REFERENCE CIRCUIT






TABLE 41. RECOMMENDED COMPONENT VALUES FOR Z86230 REFERENCE CIRCUIT

Component	Value	Units
R1	10	ΚΩ
R2	22	MΩ
R3	470	ΚΩ
R4	470	Ω
R5	6.8	ΚΩ
C1	10	pF
C2	20	pF
C3	0.1	μF
C4	560	pF
C5	0.1	μF
C6	6800	pF
C7	0.068	μF
CA1	0.1	μF
CB1	0.1	μF
L1	bead	N/A
Y1	32.768	kHz
U1	Z86230	N/A



FIGURE 9. PCB DESIGN OF Z86230 REFERENCE CIRCUIT







REFERENCE DESIGNS PACKAGING

10. PACKAGING

FIGURE 10. 18-LEAD DIP PACKAGE DIAGRAM

FIGURE 11. 18-LEAD SOIC PACKAGE DIAGRAM



11. ORDERING INFORMATION

Z86230 (12 MHz)		
Standard Temperature		
18-Pin DIP	18-Pin SOIC	
Z8623012PSC	Z8623012SSC	

For fast results, contact your local ZiLOG sale offices for assistance in ordering the part(s) required.

11.1 PART NUMBER DESCRIPTION

The ZiLOG part numbers consist of a number of components.

EXAMPLE: Part number Z86230 12 P S C is a Z86230, 12-MHz DIP, 0°C to +70°C, Plastic Standard Flow, and consists of the codes indicated in the following table.

Z	ZiLOG prefix
86230	Product Number
12	Speed (in MHz)
P	Package
S	Temperature
С	Environmental Flow



12. PRECHARACTERIZATION PRODUCT

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX 408 558-8300

Internet: http://www.zilog.com



CUSTOMER FEEDBACK FORM

Z86230 PRODUCT SPECIFICATION

If you experience any problems while operating this product, or if you note any inaccuracies while reading this Product Specification, please copy and complete this form, then mail or fax it to ZiLOG (see Return Information, below). We also welcome your suggestions!

CUSTOMER INFORMATION

Name	Country
Company	Phone
Address	Fax
City/State/Zip	E-Mail

PRODUCT INFORMATION

Serial # or Board Fab #/Rev. #		
Software Version		
Document Number		
Host Computer Description/Type		

RETURN INFORMATION

ZiLOG System Test/

System Test/Customer Support 910 E. Hamilton Avenue, Suite 110, MS 4–3

Campbell, CA 95008 Fax: (408) 558-8536 Email: tools@zilog.com

PROBLEM DESCRIPTION OR SUGGESTION

Provide a complete description of the problem or your suggestion. If you are reporting a specific problem, include all steps leading up to the occurrence of the problem. Attach additional pages as necessary.



INDEX

IΝ	JMERICS		Commands	
	14+-rated		Communicating with the Z86230	
	18+-rated		Comp Sync	
	18-Lead DIP Package53		Composite Video	
	18-Lead SOIC Package		input	9, 10, 47
	2-wire bus		signal	10
	3-byte READ		Configuration Register	25
	3-0yte NEAD		Script Files	
Α			Content Advisory	
_			packet	9, 15, 32, 39
	Absolute Maximum Ratings46		Rating registers	
	AC and Timing Characteristics 47		Rating Select Register	
	Acknowledge		Registers	
	Application Information 50		CONTINUE	
	Architectural Overview 9		Control+C (^C)	
	ASCII characters		Counting Circuits	
	Auto Clock Set9		C-rated	
_			CSYNC	
В				
	base rating		CURR	
	Basic Serial Commands		Current Class	
	Block Diagram and Operational Overview 9		packets	
	Block Timer		Program Rating data	
	blocking 32, 39		Customer Feedback Form	
	Blocking Control Registers		Customer Information	56
	Blocking No Rating Programs	D		
	Bus Conditions	U		
	Bus Protocol		D- and L-rated programs	
	busy bit		data available flag	
	Byte pairs		data clock	10
	Byte pans		recovery circuits	
С			Data Slicer	
•	G0 1		Data Available Flag (DAV)	
	C8+-rated		DAV bit	.20-21, 35-36
	Call Letter		DC Characteristics	
	Canadian English Language Content Advisory		DCLK	10
	Canadian French Language		phase lock	10
	Content Advisory		Decoder Control circuit block	10
	CHAN		Demonstration Programs	
	Channel Information Class packets 26		DIP	13, 54
	CHKSUM		DIP package	50
	class type 2 packet 20		Disclaimer	2
	class type 2 packet		DLE	27-28
	Class/Type system		dLOK	27-28
	Clock and Data Transitions		dXDS	
	Command Processor			
	Command Processor 10			

Ε			I ² C master	
	EIA-608		I ² C Operation	
	EIA-608A		I ² C SEL	8
	EIA-744A		I ² C serial	
	Electrical Characteristics		communication port	7
	Electronics Industry Association		control interface	
	•		timing	2
	EMI		I^2C slave device	
	END		I ² C START condition	
	END packet		I ² C STOP condition	
	EOF 27-28		IICO Program	
	E-rated		Impulse Capture	
	Extended Data Services			
_			indirect addressing	
F			Input Signals	
	Field 1		Internal Registers)
	Field 2		Interrupt	
	field counter (FLD CNTR)		Mask Register	
			Output	5
	FLD25, 39, 42		Request Register 2'	7
	fully programmable		INTR	
	FUTR		INTRO	5
	Future Class packets			
_		L		
G			Least Significant Bit (LSB)	Q
	General Commands		Line 21	
	G-rated		· · · · · · · · · · · · · · · · · · ·	
			Activity Register	
Н				
	H Lock		Input Parameters	
	H SEL		Program Rating information 30	
	H signal		line counter (LINE CNTR)	
	Hex values		Local Time Zone	
			LOCK	
	HIN		Loop Filter (LPF)	
	Input		LTZ 27, 30	5
	Lock Mode			
	mode	M		
	HIN/XIN 9, 13-14		master device 18-19, 21, 27, 30	б
	input signal		MISC	
	Signal Input		Miscellaneous Class	_
	Horizontal (H) Lock circuit 10		data	۷
	horizontal frequency signal			
	horizontal timing signal9-10		packets	Э
			MPAA	_
I			Content Advisory	
	I ² C Bus		Rating 29	
			Ratings standards	8
	interface			
	Operation	N		
	I ² C communication 50		No Connect (NC)	5
			1.0 20	,

	NC-17-rated		READ	
	Net ID		and WRITE Commands	
	no operation (NOP)		Bank 0 mode	
	Non-Standard Video Signals 47		Bank Select	
	NOP command23, 42		SELECT	
	Not Acknowledge (NACK) 19, 21-22		sequence11	
	Not Busy		Reading Data Using the I ² C	
	Not Rated		Reference Designs	
	NRST		Registers Summary	
	NTSC		RESET 13, 17	
	NTSC Line 21		RESET state	
_			Resistor Reference	
Ο			Return Information	
	Ordering Information54		ROVR	
	Out-of-Band Channel Number packets . 27, 36		R-rated	
_			RREF	15
Р				
	Packaging53	S		
	PAL		S- and V-rated programs	30
	Part Number Description		SCLK1:	5-16, 18-19, 21-22
	PB		Script Files	
	PG-13-rated		SCRIPTI	
	PG-rated		SDA	15, 19, 21-22
	Picture-In-Picture (PiP) 9		SDA line	
	Pin Descriptions		serial clock	15, 18
	Power Supply		Serial Communications Inter	rface 18, 42
	Precharacterization		Serial Control	
	Problem Description		port	
	Product Information		process	
	Program Blocking		Serial Data	
	Data Packet Recovery		serial port	16, 23, 38, 42
	Map39		Serial Status Register	
	registers		(SSR) 19, 21, 23, 25	
	Signal9		DAV bit	
	Program Rating information 36-37		single-sided DIP design	
	Program Rating XDS filter		slave address 9,	
	Program Unblock Hold Off 17		READ	
	program-blocking response		WRITE	
	PUBL		slave device	
	Public Service Class		slice level	
_			SOIC	
R			SOIC package	
	RBS20, 23, 36, 38		SSB	
	RDS1		Standard Test Conditions	
	RDS2		START	
	RDY20, 23, 25, 38, 39		condition	
	bit		packet	37
	status			

	Status register		Video	
	data19		Input Signal Processing	10
	RDY bit		Lock Mode	42, 48
	STOP condition		Standard	17
	Sync slice level		violence blocking	
	Sync Slicer		Voltage/Current Reference	
	Sylic Blicer		Voltage-Controlled Oscillator (
Т			V _{SS}	
	T- D 1		V _{SS} (A)	
	Tape Delay		VSS(A)	13
	Television Decoder Circuits Act of 1990 9	W		
	television VBI		MOVE	25 20
	The I^2C Bus Protocol		WOVR	
	Time of Day (TOD)		WRITE 11, 13, 18-20	
	Timing and Counting Circuits		addressing	
	Timing Characteristics		sequence	
	TV Parental Guidelines		Writing to the I^2C Bus	
	Rating matrix		Writing to the Z86230	
	Ratings standards		WRxx	24, 38
	TV-14-L-rated	Х		
	TV-14-rated	^		
	TV-14-S-rated		XDS	
	TV-14-V-rated		activity	
	TV-G-rated		class and type	
	TV-MA-L-rated31		Content Advisory packet	
	TV-MA-rated		data 9-10	, 16, 26-27, 36
	TV-MA-S-rated		Data Activity	
	TV-MA-V-rated30		Data Activity Register	26
	TV-NONE-rated		Data Output	17
	TV-PG-D-rated		data packets	9, 36
	TV-PG-L-rated		data recovery	.24, 27, 35, 44
	TV-PG-rated		data stream	36
	TV-PG-S-rated30		decoding	35
	TV-PG-V-rated		Filter	9, 36-37, 39
	TVS26		Filter command	44
	TV-Y7-FV-rated		Filter Register	24, 35-37
	TV-Y7-rated		Filter Register Script Files	45
	TV-Y-rated		filtering	35
.,			Network Name and Call Lette	er data 20
V			packets	36
	VBI Data Processing 16		Program Name data	20
	VBI line		recovery	
	V-Chip		XDSCAP	
	VCO Gain		XDSCAP Program	
	VCO Lock		XIN Input	
	V _{DD}		XOUT	
	Vertical Blanking Interval (VBI)9		X-rated	
	VIDEO			



XTAL	9, 48 Z		
circuit		Z86230 Feature Set	16
In		Z86230 output registers	21
mode	,	Z86230 Reference Circuit	
Output	13	Z86230 register address	24, 38
		786230 WRITE commands	35