### INTEGRATED CIRCUITS

# DATA SHEET

### 74F50729

Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics

Product specification

1990 Sep 14

IC15 Data Handbook





## Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### **FEATURES**

- Metastable immune characteristics
- Output skew less than 1.5ns
- High source current (I<sub>OH</sub> = 15mA) ideal for clock driver applications
- See 74F5074 for synchronizing dual D-type flip-flop
- See 74F50109 for synchronizing dual J–K positive edge–triggered flip–flop
- See 74F50728 for synchronizing cascaded dual D-type flip-flop
- Industrial temperature range available (-40°C to +85°C)

#### **DESCRIPTION**


The 74F50729 is a dual positive edge—triggered D—type featuring individual data, clock, set and reset inputs; also true and complementary outputs.

The 74F50729 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup time and hold time are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F50729 are:  $\tau\cong 135\text{ps}$  and  $\tau\cong 9.8$  X  $10^6$  sec where  $\tau$  represents a function of the rate at which a latch in a metastable state resolves that condition and  $T_0$  represents a function of the measurement of the propensity of a latch to enter a metastable state.

Set (SDn) and reset (RDn) are asynchronous positive—edge triggered inputs and operate independently of the clock (CPn) input. Data must be stable just one setup time prior to the low—to—high transition of the clock for guaranteed propagation delays.

Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive—going pulse. Following the hold time interval, data at the Dn input may be changed without affecting the levels of the output.

#### PIN CONFIGURATION



TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F50729	120 MHz	19mA

#### ORDERING INFORMATION

OTTO ITTI OTT			
	COMMERCIAL RANGE	INDUSTRIAL RANGE	]
DESCRIPTION	$V_{CC}$ = 5V $\pm$ 10%,	$V_{CC}$ = 5V $\pm 10\%$ ,	PKG DWG #
	$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$	$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$	
14-pin plastic DIP	N74F50729N	I74F50729N	SOT27-1
14-pin plastic SO	N74F50729D	I74F50729D	SOT108-1

#### INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/ LOW	LOAD VALUE HIGH/ LOW
D0, D1	Data inputs	1.0/0.417	20μΑ/250μΑ
CP0, CP1	Clock inputs (active rising edge)	1.0/1.0	20μΑ/20μΑ
SD0, SD1	Set inputs (active rising edge)	1.0/1.0	20μΑ/20μΑ
RD0, RD1	Reset inputs (active rising edge)	1.0/1.0	20μΑ/20μΑ
Q0, Q1, Q0, Q1	Data outputs	750/33	15mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20μA in the high state and 0.6mA in the low state.

### Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### LOGIC SYMBOL



#### **METASTABLE IMMUNE CHARACTERISTICS**


Philips Semiconductors uses the term 'metastable immune' to describe characteristics of some of the products in its family. Specifically the 74F50XXX family presently consist of 4 products which will not glitch or display metastable immune characteristics. This term means that the outputs will not glitch or display an output anomaly under any circumstances including setup and hold time violations. This claim is easily verified on the 74F5074. By running two independent signal generators (see Fig. 1) at nearly the same frequency (in this case 10MHz clock and 10.02 MHz data) the device—under—test can be often be driven into metastable state. If the Q output is then used to trigger a digital scope set to infinite persistence the  $\overline{\mathbb{Q}}$  output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.

When the device—under—test is a 74F74 (which was not designed with metastable immune characteristics) the waveform will appear as in Fig. 2.

Figure 2 shows clearly that the  $\overline{Q}$  output can vary in time with respect to the Q trigger point. This also implies that the Q or  $\overline{Q}$  output waveshapes may be distorted. This can be verified on an analog scope with a charge plate CRT. Perhaps of even greater interest are the dots running along the 3.5V volt line in the upper right hand quadrant. These show that the  $\overline{Q}$  output did not change state even though the Q output glitched to at least 1.5 volt, the trigger point of the scope.

When the device–under–test is a metastable immune part, such as the 74F5074, the waveform will appear as in Fig. 3. The 74F5074  $\overline{\mathbb{Q}}$  output will appear as in Fig. 3. The 74F5074 Q output will not vary with respect to the Q trigger point even when the a part is driven into a metastable state. Any tendency towards internal metastability is resolved by Philips Semiconductors patented circuitry. If a metastable event occurs within the flop the only outward

#### **IEC/IEEE SYMBOL**



manifestation of the event will be an increased clock–to–Q/ $\overline{Q}$  propagation delay. This propagation delay is, of course, a function of the metastability characteristics of the part defined by  $\tau$  and  $T_0$ 

The metastability characteristics of the 74F5074 and related part types represent state—of—the—art TTL technology.

After determining the  $T_0$  and t of the flop, calculating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the 74F50729 for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), has a clock frequency of 50MHz, and has decided that he would like to sample the output of the 74F50729 10 nanoseconds after the clock edge. He simply plugs his number into the equation below:

$$MTBF = e^{(t'/t)} / T_o f_C f_I$$

In this formula,  $f_C$  is the frequency of the clock,  $f_I$  is the average input event frequency, and t' is the time after the clock pulse that the output is sampled (t' < h, h being the normal propagation delay). In this situation the  $f_I$  will be twice the data frequency of 20 MHz because input events consist of both of low and high transitions. Multiplying  $f_I$  by  $f_C$  gives an answer of  $10^{15}$  Hz<sup>2</sup>. From Fig. 3. it is clear that the MTBF is greater than  $10^{10}$  seconds. Using the above formula the actual MTBF is  $1.51 \times 10^{10}$  seconds or about 480 years.




Figure 1. Test Setup

74F50729

#### COMPARISON OF METASTABLE IMMUNE AND NON-IMMUNE CHARACTERISTICS




Figure 2. 74F74  $\overline{Q}$  output triggered by Q output, setup and hold times violated





Figure 3.  $74F74\ \overline{Q}$  output triggered by Q output, setup and hold times violated

### Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### MEAN TIME BETWEEN FAILURES (MTBF) VERSUS t'



**NOTE:**  $V_{CC}$  = 5V,  $T_{amb}$  = 25°C,  $\tau$  =135ps,  $T_{o}$  = 9.8 X 10<sup>6</sup> sec

Figure 4.

### TYPICAL VALUES FOR $\tau$ AND $T_0$ AT VARIOUS $V_{CC}S$ AND TEMPERATURES

		$T_{amb} = 0^{\circ}C$		$T_{amb} = 25^{\circ}C$	$T_{amb} = 70^{\circ}C$		
V <sub>CC</sub>	τ	T <sub>0</sub>	τ	T <sub>0</sub>	τ	T <sub>0</sub>	
5.5V	125ps	1.0 X 10 <sup>9</sup> sec	138ps	5.4 X 10 <sup>6</sup> sec	160ps	1.7 X 10 <sup>5</sup> sec	
5.0V	115ps	1.3 X 10 <sup>10</sup> sec	135ps	9.8 X 10 <sup>6</sup> sec	167ps	3.9 X 10 <sup>4</sup> sec	
4.5V	115ps	3.4 X 10 <sup>13</sup> sec	132ps	5.1 X 10 <sup>8</sup> sec	175ps	7.3 X 10 <sup>4</sup> sec	

#### **FUNCTION TABLE**

	INP	JTS		OUT	PUTS	OPERATING
SD	RD	СР	D	Q Q		MODE
$\uparrow$	1	Х	Х	Н	L	Asynchronous set
1	$\uparrow$	Х	Х	L	Н	Asynchronous reset
1	1	1	h	Н	L	Load "1"
1	1	1	I	L	Н	Load "0"
1	1	1	Х	NC	NC	Hold

### NOTES:

High-voltage level 1. H =

High-voltage level one setup time prior to low-to-high clock 2. h =transition


3. L = Low-voltage level

4. I = Low-voltage level one setup time prior to low-to-high clock transition

5. NC= No change from the previous setup

6. X = Don't care 7. ↑ = Low-to-high clock transition 8.  $\uparrow$  = Not low-to-high clock transition

#### **LOGIC DIAGRAM**



# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V <sub>CC</sub>	Supply voltage		-0.5 to +7.0	V
V <sub>IH</sub>	Input voltage		-0.5 to +7.0	V
I <sub>IN</sub>	Input current		−30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state	–0.5 to V <sub>CC</sub>	V	
I <sub>OUT</sub>	Current applied to output in low output state		40	mA
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0 to +70	°C
		Industrial range	-40 to +85	°C
T <sub>stg</sub>	Storage temperature range	-	-65 to +150	°C

#### RECOMMENDED OPERATING CONDITIONS

				LIMITS			
SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage						
V <sub>IH</sub>	High-level input voltage	2.0			V		
V <sub>IL</sub>	Low-level input voltage			0.8	V		
I <sub>lk</sub>	Input clamp current			-18	mA		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> ± 10%			-12	mA	
		V <sub>CC</sub> ± 5%			<del>-</del> 15	mA	
I <sub>OL</sub>	Low-level output current			20	mA		
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0		+70	°C	
		Industrial range	-40		+85	°C	

### Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMET	ER	Т	EST			LIMITS		UNIT
			COND	ITIONS <sup>1</sup>	_	MIN	TY.2	MAX	
V <sub>OH</sub>	High-level output voltage	-level output voltage		I <sub>OH</sub> = MAX	±10%V <sub>CC</sub>	2.5			V
			$V_{IL} = MAX,$		±5%V <sub>CC</sub>	2.7	3.4		V
				I <sub>OH</sub> = -15mA	±5%V <sub>CC</sub>	2.0			٧
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	I <sub>OL</sub> = MAX	±10%V <sub>CC</sub>		0.30	0.50	٧
			V <sub>IH</sub> = MIN		±5%V <sub>CC</sub>		0.30	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	V
I <sub>I</sub>	Input current at maximum	input voltage	$V_{CC} = MAX, V_I = 7.0V$					100	μΑ
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_1 = 2.7V$					20	μΑ
I <sub>IL</sub>	Low-level input current	Dn	$V_{CC} = MAX, V_I = 0.5V$					-250	μΑ
		CPn, SDn, RDn						-20	μΑ
I <sub>OS</sub>	Short-circuit output currer	nt <sup>3</sup>	$V_{CC} = MAX, V_O = 2.25V$					-150	mA
I <sub>CC</sub>	Supply current <sup>4</sup> (total)		V <sub>CC</sub> = MAX				19	27	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- 2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ .
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. Measure I<sub>CC</sub> with the clock input grounded and all outputs open, then with Q and  $\overline{Q}$  outputs high in turn.

#### **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITION			LII  T <sub>amb</sub> = +70  V <sub>CC</sub> = +5.  C <sub>L</sub> = 5  R <sub>L</sub> = 5	0°C 0V ± 10% 50pF,	$T_{amb} = -40^{\circ}$ $V_{CC} = +5.$ $C_{L} = 5$ $R_{L} = 5$	UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
f <sub>max</sub>	Maximum clock frequency	Waveform 1	105	120		85		75		ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Qn or Qn	Waveform 1	2.0 2.0	3.9 3.9	6.0 6.0	1.5 2.0	6.5 6.5	1.5 2.0	7.0 6.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SDn RDn to Qn or Qn	Waveform 2	2.0 3.0	4.0 5.0	6.5 7.5	1.5 2.0	7.5 8.0	1.5 2.0	7.5 8.0	ns
t <sub>ok(o)</sub>	Output skew <sup>1, 2</sup>	Waveform 4			1.5		1.5		1.5	ns

- | t<sub>PLH</sub> actual -t<sub>PHL</sub> actual | for any one output compared to any other output where N and M are either LH or HL.
   Skew lines are valid only under same conditions (temperature, V<sub>CC</sub>, loading, etc.,).

## Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729


#### **AC SETUP REQUIREMENTS**

						LII	VITS			
SYMBOL	PARAMETER	TEST CONDITION	$T_{amb}$ = +25°C $V_{CC}$ = +5.0V $C_L$ = 50pF, $R_L$ = 500 $\Omega$			$T_{amb} = 0^{\circ}C$ $V_{CC} = +5.$ $C_{L} = 5$ $R_{L} = 5$	$0$ V $\pm$ 10% $5$ 0pF,	T <sub>amb</sub> = -40° V <sub>CC</sub> = +5. C <sub>L</sub> = 5 R <sub>L</sub> = 5	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1 1
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low Dn to CPn	Waveform 1	1.5 1.5			2.0 2.0		2.0 2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low Dn to CPn	Waveform 1	1.0 1.0			1.5 1.5		1.5 1.5		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CPn pulse width, high or low	Waveform 2	3.0 4.0			3.5 6.0		3.5 6.0		ns
t <sub>w</sub> (L)	SDn, RDn pulse width, low	Waveform 3	3.5			4.0		4.0		ns
t <sub>rec</sub>	Recovery time SDn, RDn to CPn	Waveform 3	6.0			6.5		6.5		ns
t <sub>rec</sub>	Recovery time SDn to RDn or RDn to SDn	Waveform 3	6.0			1.0		1.0		ns


#### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5V$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation delay for data to output, data setup time and hold times, and clock width, and maximum clock frequency



Waveform 3. Recovery time for set or reset to output



Waveform 2. Propagation delay for set and reset to output, set and reset pulse width



Waveform 4. Output skew


### Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### **TEST CIRCUIT AND WAVEFORMS**

pulse generators.

Termination resistance should be equal to  $Z_{\mbox{\scriptsize OUT}}$  of



family amplitude  $V_{M}$ rep. rate t<sub>TLH</sub> t<sub>THL</sub> 2.5ns 2.5ns 74F 3.0V 1.5V 1MHz 500ns


SF00006

## Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	ı
SOT27-1	050G04	MO-001AA			<del>92-11-17</del> 95-03-11	


1990 Sep 14 10

## Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06S	MS-012AB				<del>95-01-23</del> 97-05-22

## Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05216

Let's make things better.

Philips Semiconductors



