







CD74ACT14

SCHS319C - NOVEMBER 2002 - REVISED AUGUST 2024

# **CD74ACT14 Hex Schmitt-Trigger Inverter**

#### 1 Features

- Inputs are TTL-voltage compatible
- Speed of bipolar F, AS, and S, with significantly reduced power consumption
- Greater noise immunity than standard inverters
- Operates with much slower than standard input rise and fall slew rates
- ±24mA output drive current
  - Fanout to 15 F devices
- SCR-latchup-resistant CMOS process and circuit design

### 2 Description

The CD74ACT14 contains six independent inverters. This device performs the Boolean function  $Y = \overline{A}$ .

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE(3)
CD74ACT14	D (SOIC, 14)	8.65mm x 6mm	8.65mm × 3.9mm
OD/4ACT14	N (PDIP, 14)	19.3mm x 9.4mm	19.3mm × 6.35mm

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features	1	6.3 Device Functional Modes	7
2 Description	1	7 Application and Implementation	8
3 Pin Configuration and Functions	3	7.1 Power Supply Recommendations	8
4 Specifications	4	7.2 Layout	8
4.1 Absolute Maximum Ratings		8 Device and Documentation Support	
4.2 ESD Ratings	4	8.1 Documentation Support (Analog)	9
4.3 Recommended Operating Conditions		8.2 Receiving Notification of Documentation Updates	
4.4 Thermal Information	4	8.3 Support Resources	9
4.5 Electrical Characteristics	4	8.4 Trademarks	
4.6 Switching Characteristics	<mark>5</mark>	8.5 Electrostatic Discharge Caution	9
4.7 Operating Characteristics	5	8.6 Glossary	
5 Parameter Measurement Information		9 Revision History	9
6 Detailed Description	<mark>7</mark>	10 Mechanical, Packaging, and Orderable	
6.1 Overview		Information	. 10
6.2 Functional Block Diagram	<mark>7</mark>		



## 3 Pin Configuration and Functions




Figure 3-1. CD74ACT14 D or N Package, 14-Pin SOIC or PDIP (Top View)

**Table 3-1. Pin Functions** 

	PIN	1/0	DESCRIPTION
NAME	NO.	l/O	DESCRIPTION
1A	1	Input	Channel 1, Input A
1Y	2	Output	Channel 1, Output Y
2A	3	Input	Channel 2, Input A
2Y	4	Output	Channel 2, Output Y
3A	5	Input	Channel 3, Input A
3Y	6	Output	Channel 3, Output Y
GND	7	_	Ground
4Y	8	Output	Channel 4, Output Y
4A	9	Input	Channel 4, Input A
5Y	10	Output	Channel 5, Output Y
5A	11	Input	Channel 5, Input A
6Y	12	Output	Channel 6, Output Y
6A	13	Input	Channel 6, Input A
V <sub>CC</sub>	14	_	Positive Supply



## 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	6	V
I <sub>IK</sub> (2)	Input clamp current	(V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )		±20	mA
I <sub>OK</sub> (2)	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±50	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 4.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		TA = 2	TA = 25°C		125°C	- 40°C to	85°C	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VI	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-24		-24	mA
I <sub>OL</sub>	Low-level output current		24		24		24	mA
ΤΔt/Δν	Input transition rise or fall rate		20		20		20	°C

#### 4.4 Thermal Information

		CD74/	ACT14	
	THERMAL METRIC(1)	N (PDIP) D (SOIC)		UNIT
		14 PINS	14 PINS	
R <sub>θJA</sub> Junction-to-ar	nbient thermal resistance	80	89.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> = 25	°C	– 55°C TO	125°C	- 40°C 1	O 85°C	UNIT
FARAMETER	PARAMETER TEST CONDITIONS	V CC	MIN	MAX	MIN	MAX	MIN	MAX	ONII
V <sub>T+</sub> Positive-going threshold		5 V	1.4	2	1.4	2	1.4	2	V
V <sub>T</sub> - Negative-going threshold		5 V	0.8	1.3	0.8	1.3	0.8	1.3	V

Product Folder Links: CD74ACT14

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

www.ti.com

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST O	ONDITIONS	\ \ <u>\</u>	T <sub>A</sub> = 25	°C	– 55°C TO	125°C	- 40°C TO	85°C	LINUT
PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
$\Delta V_T$ Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			5 V	0.4		0.4		0.4		V
		I <sub>OH</sub> = -50 μΑ	4.5 V	4.4		4.4		4.4		
V	V <sub>I</sub> = V <sub>T+</sub>	I <sub>OH</sub> = −24 mA	4.5 V	3.94		3.7		3.8		V
V <sub>OH</sub>	V <sub>I</sub> - V <sub>T+</sub>	I <sub>OH</sub> = -50 mA <sup>(1)</sup>	5.5 V			3.85				V
		I <sub>OH</sub> = -75 mA <sup>(1)</sup>	5.5 V					3.85		
		I <sub>OL</sub> = 50 μA <sup>(1)</sup>	4.5 V		0.1		0.1		0.1	
W		I <sub>OL</sub> = 24 mA <sup>(1)</sup>	4.5 V		0.36		0.5		0.44	V
V <sub>OL</sub>	$V_I = V_{T-}$	I <sub>OL</sub> = 50 mA <sup>(1)</sup>	5.5 V				1.65			V
		I <sub>OL</sub> = 75 mA <sup>(1)</sup>	5.5 V						1.65	
l <sub>l</sub>	V <sub>I</sub> = V <sub>CC</sub> c	or GND	5.5 V		±0.1		±1		±1	μΑ
Icc	V <sub>I</sub> = V <sub>CC</sub> or GND,	I <sub>O</sub> = 0	5.5 V		4		80		40	μΑ
ΔI <sub>CC</sub> <sup>(2)</sup>	V <sub>I</sub> = V <sub>CC</sub> -	- 2.1 V	4.5 V to 5.5 V		2.4		3		2.8	mA
Ci					10		10		10	pF

Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

#### Table 4-1. Act Input Load **Table**

INPUT	UNIT LOAD
A	0.21

1. Unit load is ΔI<sub>CC</sub> limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

#### 4.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	– 55°C to	125°C	- 40°C to	85°C	UNIT	
PARAMETER (INPUT)	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	ONT	
t <sub>PLH</sub>	۸	V	3.6	14.5	3.7	13.2	20	
t <sub>PHL</sub>	A	T T	2.4	9.5	2.4	8.6	ns	

## 4.7 Operating Characteristics

 $V_{CC} = 5 \text{ V. } T_A = 25^{\circ}\text{C}$ 

PARAMETER		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	45	pF


Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. (2)



#### **5 Parameter Measurement Information**



NOTES: A. CL includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F. tplH and tpHL are the same as tpd.
- G. tpzi and tpzH are the same as ten.
- H. tpLZ and tpHZ are the same as tdis.

Figure 5-1. Load Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## **6 Detailed Description**

#### **6.1 Overview**

The CD74ACT14 contains six independent inverters. This device performs the Boolean function  $Y = \overline{A}$ .

Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different input threshold levels for positive-going  $(V_{T+})$  and negative-going  $(V_{T-})$  signals.

## 6.2 Functional Block Diagram



Figure 6-1. Logic Diagram, Each Inverter (Positive Logic)

#### **6.3 Device Functional Modes**

Table 6-1. Function Table (Each Inverter)

INPUT	OUTPUT
Α	Υ
Н	L
L	Н

## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 4.3 table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 7.2 Layout

#### 7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Example Layout are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 7.2.1.1 Layout Example




Figure 7-1. Layout Diagram

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## 8 Device and Documentation Support

### 8.1 Documentation Support (Analog)

#### 8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
CD74ACT14	Click here	Click here	Click here	Click here	Click here	

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (August 2023) to Revision C (August 2024)	Page
•	Added body size to Package Information table	1
•	Updated RθJA values: D = 86 to 89.9, all values in °C/W	4
	Updated packages from E and M to N and D	

### Changes from Revision A (November 2004) to Revision B (August 2023)

Page

Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device
Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable
Information section

Copyright © 2024 Texas Instruments Incorporated



## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 24-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD74ACT14E	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT14E
CD74ACT14E.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT14E
CD74ACT14M96	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT14M
CD74ACT14M96.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT14M
CD74ACT14M96.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT14M
CD74ACT14M96G4	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT14M
CD74ACT14M96G4.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT14M

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**


www.ti.com 24-Jul-2025

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74ACT14M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74ACT14M96	SOIC	D	14	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
CD74ACT14M96G4	SOIC	D	14	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74ACT14M96	SOIC	D	14	2500	353.0	353.0	32.0
CD74ACT14M96	SOIC	D	14	2500	340.5	336.1	32.0
CD74ACT14M96G4	SOIC	D	14	2500	340.5	336.1	32.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74ACT14E	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT14E	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT14E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT14E.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated