

MN74HC374/MN74HC374S

Octal TRI-STATE D-Type Flip-Flops

Description

MN74HC374/MN74HC374S contain eight high speed D-type flip-flops with tri-state outputs.

High output driving capability and tri-state outputs are suitable for the use of a common bus line with a bus utilized system.


D input data satisfying set-up time is transferred to the output on the positive-going edge of clock input. When output disable input is HIGH, all outputs become high impedance state regardless of other input data and the data-hold circuit.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven.

Resistors and diodes are provided in V_{DD} and V_{SS} to protect the input/output from damage by static electricity.

Same pin configuration and function as standard 54LS/74LS logic family.

P-5



20-pin plastic DIL package

P-6



20-pin Pinflat package (SO-20D)


Truth table

Input			Output
Output Control	CLK	D	Q
L		H	H
L		L	L
L	L	X	Q ₀
H	X	X	Hi-Z


Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH
- X : Either HIGH or LOW; it doesn't matter
- Q₀ : Q level prior to determination of input condition shown in table
- Hi-Z: High impedance

Logic diagram



Pin configuration (top view)



■ Absolute maximum ratings

Item			Sym.	Rating	Unit
Supply voltage			V _{DD}	−0.5~7.0	V
Input/output voltage			V _I , V _O	−0.5~V _{DD} +0.5	V
Input current			I _I	±20	mA
Output current			I _O	±35	mA
Power dissipation	MN74HC374	Ta=−40~+60℃	P _D	400	mW
		Ta=+60~+85℃		Decrease to 200mW at the rate of 8mW/℃	
	MN74HC374S	Ta=−40~+60℃	P _D	275	mW
		Ta=+60~+85℃		Decrease to 200mW at the rate of 3.8mW/℃	
Storage temperature range			T _{stg}	−65~+150	℃
Supply current			I _{DD} , I _{SS}	±50	mA

■ Recommended operating conditions

Item	Sym.	Rating	Unit
Operating supply voltage	V_{DD}	$1.4 \sim 6.0$	V
Input voltage	V_I	$0 \sim V_{DD}$	V
Operating temperature range	T_{opr}	$-40 \sim +85$	$^\circ\text{C}$
Input rise and fall time	t_r, t_f	$0 \sim 500$	ns

■ DC characteristics ($V_{DD} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Item	Sym.	Test conditions	$T_a = -40^\circ\text{C}$		$T_a = +25^\circ\text{C}$		$T_a = +85^\circ\text{C}$		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Quiescent supply current	I_{DD}	$V_I = V_{DD} \text{ or } V_{SS}$		8		8		80	μA
High level input voltage	V_{IH}	$V_O = V_{DD} - 1.0\text{V}$	$V_{DD} = 4.5\text{V}$	3.15	$V_{DD} = 5.0\text{V}$	3.15	$V_{DD} = 5.5\text{V}$	3.15	V
		or 0.5V	$V_{DD} = 5.0\text{V}$	3.50	$V_{DD} = 5.5\text{V}$	3.50	$V_{DD} = 6.0\text{V}$	3.50	
		$ I_O \leq 1\mu\text{A}$	$V_{DD} = 5.5\text{V}$	3.85	$V_{DD} = 6.0\text{V}$	3.85	$V_{DD} = 6.5\text{V}$	3.85	
Low level input voltage	V_{IL}	$V_O = V_{DD} - 1.0\text{V}$	$V_{DD} = 4.5\text{V}$	0.9	$V_{DD} = 5.0\text{V}$	0.9	$V_{DD} = 5.5\text{V}$	0.9	V
		or 0.5V	$V_{DD} = 5.0\text{V}$	1.0	$V_{DD} = 5.5\text{V}$	1.0	$V_{DD} = 6.0\text{V}$	1.0	
		$ I_O \leq 1\mu\text{A}$	$V_{DD} = 5.5\text{V}$	1.1	$V_{DD} = 6.0\text{V}$	1.1	$V_{DD} = 6.5\text{V}$	1.1	
Input current	$\pm I_I$	$V_I = V_{DD} \text{ or } V_{SS}$		0.3		0.3		1	μA
High level output voltage	V_{OH}	$V_I = V_{DD} \text{ or } V_{SS}, I_O \leq 1\mu\text{A}$	$V_{DD} - 0.05$		$V_{DD} - 0.05$		$V_{DD} - 0.05$		V
Low level output voltage	V_{OL}	$V_I = V_{DD} \text{ or } V_{SS}, I_O \leq 1\mu\text{A}$		0.05		0.05		0.05	V
High level output current	I_{OH}	$V_I = V_{DD} \text{ or } V_{SS}, V_O = V_{DD} - 0.8\text{V}$	-9		-7.5		-6		mA
Low level output current	I_{OL}	$V_I = V_{DD} \text{ or } V_{SS}, V_O = 0.4\text{V}$	9		7.5		6		mA
Output leakage current	$\pm I_{OZ}$	$V_I = V_{DD} \text{ or } V_{SS}, V_O = V_{DD} \text{ or } V_{SS}$		0.4		0.4		1	μA


■ AC characteristics ($V_{DD} = 5\text{V}$, $V_{SS} = 0\text{V}$, $T_a = 25^\circ\text{C}$ Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)

Item	Sym.	Test conditions	Min.	Typ.	Max.	Unit
Output rise time	t_{TLH}			8	15	ns
Output fall time	t_{THL}			6	15	ns
Minimum data set-up time	t_{su}				20	ns
Maximum clock frequency	f_{max}		30			MHz
Propagation time (L→H) CLK→Q	t_{PLH}				25	ns
Propagation time (H→L) CLK→Q	t_{PHL}				25	ns
3-state propagation time (H→Z)	t_{PHZ}	$R_L = 1\text{k}\Omega$			20	ns
3-state propagation time (L→Z)	t_{PLZ}	$R_L = 1\text{k}\Omega$			20	ns
3-state propagation time (Z→H)	t_{PZH}	$R_L = 1\text{k}\Omega$			20	ns
3-state propagation time (Z→L)	t_{PZL}	$R_L = 1\text{k}\Omega$			20	ns


※ Switching time measurement circuit and waveform

(1) t_{TLH} , t_{THL} , t_{su} , f_{max} , $t_{PLH}/t_{PHL}(\text{CLK} \rightarrow Q)$

1. Measurement circuit




2. Waveforms




(2) t_{PHZ} , t_{PZH}

1. Measurement circuit



2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



(3) t_{PLZ} , t_{PZL}

1. Measurement circuit

