ACS8525 LC/P

Line Card Protection Switch for SONET/SDH Systems

ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Description

The ACS8525 is a highly integrated, single-chip solution for "Hit-less" protection switching of SEC (SDH/SONET Equipment Clock) + Sync clock "Groups", from Master and Slave SETS clock cards and a third (Stand-by) source, for Line Cards in a SONET or SDH Network Element. The ACS8525 has fast activity monitors on the SEC clock inputs and will implement automatic system protection switching against the Master clock failure. The selection of the Master/Slave input can be forced by a Force Fast Switch pin. If both the Master and Slave input clocks fail, the Stand-by "Group" is selected or, if no Stand-by is available, the device enters Digital Holdover mode.

The ACS8525 can perform frequency translation, converting, for example, an 8 kHz SEC input clock from a backplane into a 155.52 MHz clock for local line cards.

Master and Slave SEC inputs to the device support TTL/CMOS and PECL/LVDS. The Stand-by SEC and three Sync inputs are TTL/CMOS only.

The ACS8525 generates two SEC clock outputs, via one PECL/LVDS and one TTL/CMOS port, with spot frequencies from 2 kHz up to 311.04 MHz (up to 155.52 MHz on the TTL/CMOS port). It also provides an 8 kHz Frame Sync and a 2 kHz Multi-Frame Sync signal output with programmable pulse width and polarity.

The ACS8525 includes a Serial Port, which can be SPI compatible, providing access to the configuration and status registers for device setup.


IEEE 1149.1 JTAG Boundary Scan is supported.

Features

- ◆ SONET/SDH applications up to OC-3/STM-1 bit rates
- Switches between grouped inputs (SEC/Sync pairs)
- Inputs: three SECs at any of 2, 4, 8 kHz (and N x 8 kHz multiples up to 155.52 MHz), plus Frame Sync/Multi-Frame Sync
- Outputs: two SEC clocks at any of several spot frequencies from 2 kHz up to 77.76 MHz via the TTL/CMOS port and up to 311.04 MHz via the PECL/LVDS port
- ◆ Selectable clock I/O port technologies
- Modes for E3/DS3 and multiple E1/DS1 rate output clocks
- Frequency translation of SEC input clock to a different local line card clock
- Robust input clock source activity monitoring on all inputs
- Supports Free-run, Locked and Digital Holdover modes of operation
- Automatic "Hit-less" source switchover on loss of input
- ◆ External force fast switch between SEC1/SEC2 inputs
- Phase Build-out for output clock phase continuity during input switchover
- PLL "Locked" and "Acquisition" bandwidths individually selectable from 18, 35 or 70 Hz
- Serial interface for device set-up
- ◆ Single 3.3 V operation, 5 V I/O compatible
- Operating temperature (ambient) of -40 to +85°C
- Available in LQFP 64 package
- Lead (Pb)-free version available (ACS8525T), RoHS and WEEE compliant

Block Diagram

Figure 1 Block Diagram of the ACS8525 LC/P





FINAL

DATASHEET

Table of Contents

Section	Page
Description	1
Block Diagram	1
Features	1
Table of Contents	2
Pin Diagram	
Pin Description	
Introduction	
General Description	
Inputs	
Preconfiguring Inputs	
PECL/LVDS Input Port Selection	
Input Locking Frequency Modes	
Input SEC Activity Monitors	
Leaky Bucket Accumulator	10
Fast Activity Monitor	
Selector	
Selection of Input SECs	
External Protection Switching Mode-SRCSW pin	
Output Clock Phase Continuity on Source Switchover	
Forcing of the Operating Mode of the Device	
Phase Locked Loops (PLLs)	13
PLL Overview	13
PLL Architecture	
PLL Operational Controls	
Phase Compensation Functions	
DPLL Feature Summary	
Outputs	
PECL/LVDS Output Port Selection	
Output Frequency Selection and PLL Configuration	
Operating Modes (States) of the Device	20
Free-run Mode	
Pre-locked Mode	
Locked Mode	
Lost-phase Mode	
Digital Holdover Mode	
Pre-locked2 Mode	
Local Oscillator Clock	
Status Reporting and Phase Measurement	
Input Status Interrupts	
Input Status Information DPLL Frequency Reporting	
Measuring Phase Between Master and Slave/Stand-by SEC Sources	
Sync Reference Sources	دد 33
Power-On Reset	
Serial Interface	
Register Map	
Register Organization	
Multi-word Registers	
Register Access	
Interrupt Enable and Clear	
Defaults	
Register Descriptions	42




ADVANCED COMMUNICATIONS	FINAL	DATASHEET
Section		Page
Electrical Specifications		98
JTAG		98
Over-voltage Protection		
ESD Protection		
Latchup Protection		
Maximum Ratings		99
Operating Conditions		99
DC Characteristics		
Jitter Performance		
Input/Output Timing		
Package Information		
Thermal Conditions		
Application Information		
References		
Abbreviations		
Notes		
Trademark Acknowledgements		
Revision Status/History		
Ordering Information		
Disclaimers		
Contacts		112

FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8525 Pin Diagram Line Card Protection Switch for SONET/SDH Systems





FINAL

DATASHEET

Pin Description

Table 1 Power Pins

Pin Number	Symbol	I/O	Туре	Description
8, 9, 12	VD1+, VD2+, VD3+	Р	-	Supply Voltage: Digital supply to gates in analog section, +3.3 Volts ±10%.
22	VDD_DIFF	Р	-	Supply Voltage: Digital supply for differential output pins 19 and 20, +3.3 Volts ±10%.
27	VDD5V	Р		Digital Supply for +5 Volts Tolerance to Input Pins. Connect to +5 Volts $(\pm 10\%)$ for clamping to +5 Volts. Connect to VDD for clamping to +3.3 Volts. Leave floating for no clamping. Input pins tolerant up to +5.5 Volts.
32, 36, 38, 39, 45, 46, 54	VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7	Р	-	Supply Voltage: Digital supply to logic, +3.3 Volts ±10%.
4	VA1+	Р	-	Supply Voltage: Analog supply to clock multiplying PLL, +3.3 Volts ±10%.
14, 57	VA2+, VA3+	Р	-	Supply Voltage: Analog supply to output PLLs APLL2 and APPL1, +3.3 Volts ±10%.
15, 58	AGND3, AGND4		-	Supply Ground: Analog ground for output PLLs APLL2 and APPL1.
7, 10, 11	DGND1, DGND2, DGND3	Р	-	Supply Ground: Digital ground for components in PLLs.
31, 40, 53	DGND4, DGND5, DGND6	Р	-	Supply Ground: Digital ground for logic.
21	GND_DIFF	Р	-	Supply Ground: Digital ground for differential ports.
1, 3	AGND1, AGND2	Р	-	Supply Ground: Analog grounds.

 $Note...I = Input, O = Output, P = Power, TTL^U = TTL input with pull-up resistor, TTL_D = TTL input with pull-down resistor.$

Table 2 Internally Connected

Pin Number	Symbol	1/0	Туре	Description
2, 16, 60, 61, 62, 63	IC1, IC2, IC3, IC4, IC5, IC6,	-	-	Internally Connected: Leave to float.
55, 59	NC1, NC2	-	-	Not Connected: Leave to float.

Table 3 Other Pins

Pin Number	Symbol	1/0	Туре	Description
5	INTREQ	0	TTL/CMOS	Interrupt Request: Active High/Low software Interrupt output.
6	REFCLK	I	TTL	Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock).
13	SRCSW	I	TTL _D	Source Switching: Force Fast Source Switching on SEC1 and SEC2.



FINAL

DATASHEET

Table 3 Other Pins (cont...)

Pin Number	Symbol	1/0	Туре	Description		
17	FrSync	0	TTL/CMOS	Output Reference: 8 kHz Frame Sync output.		
18	MFrSync	0	TTL/CMOS	Output Reference: 2 kHz Multi-Frame Sync output.		
19, 20	O1POS, O1NEG	0	LVDS/PECL	Output Reference: Programmable, default 38.88 MHz, LVDS.		
23, 24	SEC1_POS, SEC1_NEG	I	PECL/LVDS	Input Reference: Programmable, default 19.44 MHz, PECL.		
25, 26	SEC2_POS, SEC2_NEG	I	PECL/LVDS	Input Reference: Programmable, default 19.44 MHz PECL.		
28	SYNC1	I	TTL _D	(Master) Multi-Frame Sync 2kHz Input: Connect to 2 or 8 kHz Multi-Frame Sync output of Master SETS.		
29	SEC1	I	TTL _D	(Master) Input Reference: Programmable, default 8 kHz.		
30	SEC2	I	TTL _D	(Slave) Input Reference: Programmable, default 8 kHz.		
33	SYNC2	I	TTL _D	(Slave) Multi-Frame Sync 2 kHz: Connect to 2 or 8 kHz Multi-Frame Sync output of Slave SETS.		
34	SEC3	I	TTL _D	(Stand-by) Input Reference: External stand-by reference clock source, programmable, default 19.44MHz.		
35	SYNC3	I	TTL _D	(Stand-by) Input Reference: External stand-by 2 or 8 kHz Multi-Frame Sync clock source.		
37	TRST	I	ΠL _D	JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan mode. TRST = 0 is Boundary Scan stand-by mode, still allowing normal device operation (JTAG logic transparent). NC if not used.		
41	TMS	I	TTL _D	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge of TCK. NC if not used.		
42	CLKE	I	TTL _D	SCLK Edge Select: SCLK active edge select, CLKE = 1, selects falling edge of SCLK to be active.		
43	SDI	I	TTL _D	Serial Interface Address: Serial Data Input.		
44	CSB	I	TTL ^U	Chip Select (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microprocessor to enable the microprocessor interface.		
47	SCLK	I	TTL _D	Serial Data Clock. When this pin goes <i>High</i> data is latched from SDI pin.		
48	PORB	I	TTL ^U	Power-On Reset: Master reset. If PORB is forced <i>Low</i> , all internal states are reset back to default values.		
49	TCK	I	TTL _D	JTAG Clock: Boundary Scan clock input.		
50	TDO	0	TTL/CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK.		
51	TDI	I	TTL _D	JTAG Input: Serial test data Input. Sampled on rising edge of TCK.		
52	SD0	0	TTL _D	Interface Address: SPI compatible Serial Data Output.		
56	02	0	TTL/CMOS	Output Reference: Programmable, default 19.44 MHz.		
64	SONSDHB	I	ΠL _D	SONET or SDH Frequency Select: Sets the initial power-up state (or state after a PORB) of the SONET/SDH frequency selection registers, Reg. 34, Bit 2 and Reg. 38, Bit 5, Bit 6 and Reg. 64 Bit 4. When set <i>Low</i> , SDH rates are selected (2.048 MHz etc.) and when set <i>High</i> , SONET rates are selected (1.544 MHz etc.) The register states can be changed after power-up by software.		



FINAL

DATASHEET

Introduction

The ACS8525 is a highly integrated, single-chip solution for "Hit-less" protection switching of SEC + Sync clock "Groups", from Master and Slave SETS clock cards and a third (Stand-by) source, for Line Cards in a SONET or SDH Network Element. The ACS8525 has fast activity monitors on the SEC clock inputs and will implement automatic system protection switching against failure of the selected clock. The selection of the Master/Slave input can be forced by a Force Fast Switch pin. The Stand-by "Group" is selected if both the Master and Slave input clocks fail, or, if not available, the device enters a Digital Holdover mode.

Digital Phase Locked Loop (DPLL) and Direct Digital Synthesis (DDS) methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

The ACS8525 has three SEC/SYNC input groups from which it can select any group as input. It generates independent clocks on outputs 01 and 02, with a total of 53 possible output frequencies, and generates two Sync outputs on outputs FrSync and MFrSync: 8 kHz Frame Synchronization (FrSync) signal and 2 kHz Multi-Frame Synchronization (MFrSync) signal.

The device has three main operating modes (states); Free-run, Locked, or Digital Holdover. In Free-Run mode, the ACS8525 generates a stable, low-noise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within ±0.02 ppm. In Locked mode, the ACS8525 selects the most appropriate of the three input SECs and generates a stable, low-noise clock signal locked to the selected reference. In Digital Holdover mode, the ACS8525 generates a stable, low-noise clock signal, adjusted to match the frequency of the last selected SEC.

One key architectural advantage that the ACS8525 has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (TCXO or XO) so that the Free-run or Digital Holdover frequency stability is only determined by the stability of the external oscillator module. This second key advantage confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly.

The ACS8525 includes an SPI compatible serial interface port, providing access to the configuration and status registers for device setup, external control and monitoring. The device is primarily controlled according to values in this Register block.

Each register (8-bit wide data field) is identified and referred to by its two-digit hexadecimal address and name, e.g. Reg. 7D *cnfg_interrupt*. The "Register Map" on page 38 summarizes the content of all of the registers, and each register is individually described in the subsequent Register Tables, organized in order of ascending Address (hexadecimal), in the "Register Descriptions" from page 42 onwards.

An Evaluation Board and intuitive GUI-based software package is available for this device to help designers learn how to use the ACS8525 and rapidly configure the device for particular applications. This has its own documentation: "ACS8525-EVB".

General Description

The following description refers to the Block Diagram (Figure 1 on page 1).

Inputs

The ACS8525 SETS device has input ports for input clock groups from three sources, typically Master, Slave and Stand-by, where each clock group comprises one SEC and optionally one Sync signal. This is so that when any SEC input changeover is made, the corresponding Sync signal changeover is also made.

TTL/CMOS and PECL/LVDS ports are provided for the Master and Slave SEC inputs to the device. The Stand-by SEC input and three Frame Sync/Multi-frame Sync inputs to the device are via TTL Ports. All the TTL/CMOS parts are 3 V and 5 V compatible (with clamping if required by connecting the VDD5V pin). Refer to the "Electrical"



FINAL

DATASHEET

Specifications" on page 98 for more information on electrical compatibility.

Input frequencies supported range from 2 kHz to 155.52 MHz. Common E1, DS1, OC-3 and sub-divisions are supported as spot frequencies that the DPLLs will directly lock to. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.

Preconfiguring Inputs

Each input device has to be preconfigured with:

- Expected input frequency cnfg_ref_source_frequency register (Reg. 22 to 25 and Reg. 28)
- Technology (TTL or PECL/LVDS) where applicable, via cnfg_differential_inputs (Reg. 36)
- Selection Priority (Reg. 19, 1A and 1C).

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown.

SDH and SONET networks use different default frequencies; the network type is selectable using the *cnfq_input_mode* Reg. 34 Bit 2, *ip_sonsdhb*.

- For SONET, ip_sonsdhb = 1
- For SDH, ip_sonsdhb = 0

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg_ref_source_frequency* register (Reg. 22 - Reg. 28).

Table 4 Input Reference Source Selection and Priority Table

Port Name	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
SEC1 TTL	0011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	2
SEC2 TTL	0100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	3
SEC1 DIFF	0101	PECL/LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	0
SEC2 DIFF	0110	PECL/LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	0
SYNC1	0111	TTL/CMOS	2/4/8 kHz auto-sensing	n/a
SYNC2	1000	TTL/CMOS	2/4/8 kHz auto-sensing	n/a
SEC3	1001	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	4
SYNC3	1010	TTL/CMOS	2/4/8 kHz auto-sensing	n/a

Notes: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip_sonsdhb).

⁽ii) PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz (and 311.04 MHz for Output 01 only).

⁽iii) SEC1 TTL and SEC2 TTL ports are on pins SEC1 and SEC2. SEC1 DIFF (Differential) port uses pins SEC1POS and SEC1NEG, similarly SEC2DIFF uses pins SEC2POS and SEC2NEG.



FINAL

DATASHEET

PECL/LVDS Input Port Selection

The choice of PECL or LVDS compatibility is programmed via the *cnfg_differential_inputs* register. Unused PECL differential inputs should be fixed with one input *High* (VDD) and the other input *Low* (GND), or set in LVDS mode and left floating, in which case one input is internally pulled *High* and the other *Low*.

Input Locking Frequency Modes

Each input port has to be configured to receive the expected input frequency. To achieve this, three Input Locking Frequency modes are provided: Direct Lock, Lock8K and DivN.

Direct Lock Mode

In Direct Lock mode, DPLL1 can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes (and for the special case of 155 MHz), an internal divider is used prior to DPLL1 to divide the input frequency before it is used for phase comparisons.

Direct Lock Mode 155 MHz.

The max frequency allowed for phase comparison is 77.76 MHz, so for the special case of a 155 MHz input set to Direct Lock mode, there is a divide-by-two function automatically selected to bring the frequency down to within the limits of operation.

Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the *Lock8k* bit (Bit 6) in the appropriate *cnfg_ref_source_frequency* register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting *8K Edge Polarity* (Bit 2 of Reg. 03, *test_register1*).

DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg_ref_source_frequency* register), but must be set so that the frequency after division is 8 kHz.

The DivN function is defined as:

DivN = "Divide by N + 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N + 1) where N is an integer from 1 to 15624 inclusive.

Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 15625. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz and 125 MHz, can be supported by using DivN mode.

Note...Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

DivN Examples

- (a) To lock to 2.000 MHz:
 - Set the cnfg_ref_source_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
 - (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.
- (b) To lock to 10.000 MHz:
 - (i) The cnfg_ref_source_frequency register is set to 10XX0000 (binary) to set the DivN and the frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).
 - (ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47.

Input SEC Activity Monitors

An input reference activity monitor is assigned to each of the three SEC inputs. The monitors operate continuously such that at all times the activity status of each SEC input is known.

SEC activity monitoring is used to declare whether or not an input is valid. Any SEC that suffers a loss-of-activity will be declared as invalid and unavailable for selection.

SEC activity monitoring is a continuous process which is used to identify clock problems. There is a difference in



FINAL

DATASHEET

dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected SECs affect only that source's suitability for selection, whereas anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.

Leaky Bucket Accumulator

Anomalies detected by the Activity Monitor are integrated in a Leaky Bucket Accumulator. There is one Leaky Bucket Accumulator per SEC input. Each Leaky Bucket can be programmed with a Bucket ID (0 to 3) which assigns to the Leaky Bucket the corresponding Leaky Bucket Configuration (from four available Configurations). Each Leaky Bucket Configuration comprises the following programmable parameters (See Reg. 50 to Reg. 5F):

- Bucket size
- Alarm trigger (set threshold)
- Alarm clear (reset threshold)
- Leak rate (decay rate)

There are occasional anomalies that do not cause the Accumulator to cross the alarm setting threshold, so the selected SEC is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected SEC being rejected.


Each Leaky Bucket Accumulator is a digital circuit which mimics the operation of an analog integrator. If several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events occur over a greater time period but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. Similarly, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set).

Figure 3 illustrates the behavior of the Leaky Bucket Accumulator.

Each SEC input is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Figure 3 Inactivity and Irregularity Monitoring





FINAL

DATASHEET

Disqualification of a non-selected SEC is based on inactivity noted by the Activity Monitors. The currently selected SEC can be disqualified for being out-of phase, inactive, or if the source is outside the DPLL lock range.

If the currently selected SEC is disqualified, the next highest priority qualified SEC is selected.

Interrupts for Activity Monitors

The loss of the currently selected SEC will eventually cause the input to be considered invalid, triggering an interrupt. The time taken to raise this interrupt is dependant on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected SEC is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the SEC. Some applications require the facility to switch downstream devices based on the status of the SECs. In order to provide extra flexibility, it is possible to flag the main_ref_failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

Leaky Bucket Timing

The time taken (in seconds) to raise an inactivity alarm on an SEC that has previously been fully active (Leaky Bucket empty) will be:

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg_upper_threshold_n* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive SEC is calculated, for a particular Leaky Bucket, as:

where:

a = cnfg_decay_rate_n
b = cnfg_Bucket_size_n
c = cnfg_lower_threshold_n
(where n = the number of the relevant Leaky
Bucket Configuration in each case).

The default setting is shown in the following:

$$[2^{1} \times (8 - 4)] / 8 = 1.0 \text{ secs}$$

Fast Activity Monitor

Anomalies on the selected clock have to be detected as they occur and the PLL must be temporarily isolated until the clock is once again pure. The SEC activity monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required, the PLL requires an alternative mechanism. The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Digital Holdover mode. This flag can also be read as the DPLL1 main_ref_failed bit (from Reg. 06 sts_interrupts, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Digital Holdover mode it is isolated from further disturbances. If the input becomes available again before the activity monitor rejection alarm has been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode (±180° capture) avoiding cycle slips or glitches caused by trying to lock to an edge 360° away, as would happen with traditional PLLs.

Selector

This block has two main functions:

- Selection of the Input reference clock source via Reg. 33 *force_select_reference_source*
- Forcing of the Operating mode of the device, via Reg. 32 cnfg_operating_mode

Selection of Input SECs

Under normal operation, the input SECs are selected automatically by an order of priority given in the Priority Table. For special circumstances however, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects an SEC based on its predefined priority and its current validity. A table is maintained which lists all valid SECs in the order of priority. This is initially downloaded into the ACS8525 via the Serial interface by the Network Manager, and is subsequently modified by the results of the ongoing quality monitoring. In this way, when all the defined



FINAL

DATASHEET

sources are active and valid, the source with the highest programmed priority is selected, but if this source fails, the next-highest source is selected, and so on.

Restoration of repaired SECs is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8525 has two modes of operation; Revertive and Non-revertive.

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the SEC which is currently selected, a switchover will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority, then the selected source will be maintained. The re-validation of the SEC will be flagged in the *sts_sources_valid* register (*Reg. OE* and OF) and, if not masked, will generate an interrupt. Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of SEC as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Forced Control Selection

A configuration register, *force_select_reference_source* Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the 4 LSB bit value *force_select_SEC_input* is set to all zeros or all ones (default). To force a particular input, the bit value is set according to the description for Reg. 33. Forced selection is not the normal mode of operation, and *force_select_SEC_input* defaults to the all-ones value on reset, thereby adopting the automatic selection of the SEC.

Automatic Control Selection - Priority Table

When an automatic selection is required, the force_select_reference_source register LSB 4 bits (force_select_SEC_input) must be set to all zeros or all ones.

The Priority Table register *cnfq_ref_selection_priority*, occupying three 8-bit register addresses (Reg. 19, 1A and 1C), is organized as one 4-bit word per input SEC port. Each 4 bit word represents the desired priority of that particular port. Unused ports should be given the value 0000 in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the input priority configuration is set to the default values defined by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each SEC should be given a unique number; the valid values are 1 to 15 (dec). A value of O disables the SEC. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/Non-revertive mode has no effect on sources with the same priority value.

The priority of Sync inputs is determined by the priority of their associated SEC inputs. The Sync inputs do not have their own separate priority table.

Ultra Fast Switching

An SEC is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra_fast_switch*) is set, then a loss of activity of just two or three reference clock cycles causes a reference switch, and sets the *DPLL1_main_ref_failed* bit (see Reg. 06 Bit 6) which raises an interrupt (if not masked).

The *sts_interrupts* register Reg. 06 Bit 6 (*DPLL1_main_ref_failed*) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the *cnfg_monitors* register (*los_flag_on_TDO*) is set, then the state of this bit is driven onto the TDO pin of the device.

Note... The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts_interrupts bit DPLL1_main_ref_failed to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8525 is connected to the TDI pin of the next



FINAL

DATASHEET

device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

External Protection Switching Mode-SRCSW pin


External Protection Switching mode, for fast switching between inputs SEC1 or SEC2, can be triggered directly from the dedicated pin SRCSW, once the mode has been initialized.

The mode is initialized by either holding SRCSW pin *High* during reset (SRCSW must remain *High* for at least a further 251 ms after PORB has gone *High* - see following Note), or by writing to Reg. 48 Bit 4. After External Protection Switching mode has been initialized, the value on this pin directly selects either SEC1 (SRCSW *High*) or SEC2 (SRCSW *Low*). If this mode is activated at reset by pulling the SRCSW pin *High*, then it configures the default frequency tolerance of SEC1 and SEC2 to ± 80 ppm (Reg. 41 and Reg. 42), as opposed to the normal frequency tolerance of ± 9.2 ppm. These registers can be subsequently set by external software, if required.

Note... The 251 ms comprises 250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable.

The control of TTL or DIFF selection for inputs SEC1 and SEC2 is independently determined by the priority values of the TTL inputs; if the programmed priority of SEC1 TTL is 0, then SEC1 DIFF is available for selection by SRCSW pin; similarly, if SEC2 TTL is 0 priority, SEC2 DIFF is available for selection by SRCSW pin (See Reg. 19 and 1A cnfg_ref_selection_priority and Figure 4).

Figure 4 SEC1 and SEC2 Switching



When external protection switching is enabled, the device will operate as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "Locked" state in the operating mode register (Reg. 09, Bits 2:0).

Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit set to less than ± 30 ppm (± 9.2 ppm default), the device will always comply with GR-1244-CORE^[13] specifications for Stratum 3 (max rate of phase change of 81 ns/1.326 ms), for all input frequencies.

A well designed system would have Master and Slave clock from the clock sync cards aligned to within a few nanoseconds. In which case a complete system using the Semtech SETS clock card parts (ACS8530, ACS8520 or ACS8510) and this Line Card part would be fully compliant to GR-1244-CORE^[13] specifications under all conditions due to the low frequency range and bandwidth set at the clock card end. These parts and the ACS8525 LC/P also allow easy frame sync (8 kHz) alignment both at the clock card and at the Line Card end through the use of dedicated frame sync (8 kHz) inputs, in addition to the main clock inputs.

Forcing of the Operating Mode of the Device

The Selector can force the following Operating modes, (*cnfg_operating_mode*, Reg. 32):

- Auto
- Free-run
- Holdover
- Locked
- Lost-phase
- Pre-locked
- Pre-locked2

See "Operating Modes (States) of the Device" on page 30.

Phase Locked Loops (PLLs)

PLL Overview

Figure 1 shows the PLL circuitry to comprise two Digital PLLs (DPLL1 and DPLL2), two output multiplying and filtering Analog PLLs (APLL1 and APLL2), output frequency dividers in an Output Port Frequency Selection block, a synthesis block, multiplexers MUX1 and MUX2, and a feedback Analog PLL (APLL3). These functional blocks, and their interconnections are highly configurable,



FINAL

DATASHEET

via register control, which provides a range of output frequencies and levels of jitter performance.

The DPLLs give a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. They are not affected by operating conditions or silicon process variations. Digital Synthesis is used to generate all required SONET/SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLLs is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering APLL that reduces the 4.9 ns p-p jitter from the digital down to 500 ps p-p and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low litter of an APLL. The DPLLs in the ACS8525 are programmable for PLL parameters of bandwidth (18, 35 and 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

Either the software or an internal state machine controls the operation of DPLL1. The state machine for DPLL2 is very simple and cannot be manually/externally controlled. One additional feature of DPLL2 is the ability to measure a phase difference between two inputs.

DPLL1 always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins or the locking frequency (frequency at the input of the Phase and Frequency Detector- PFD).

DPLL2 can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. If DPLL2 is enabled, it locks to the 8 kHz from DPLL1. This is because all of the frequencies of operation of DPLL2 can be

divided to 8 kHz and this will ensure synchronization of frequencies, from 8kHz upwards, within the two DPLLs.

Both of the DPLLs' outputs can be connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies, as listed in Table 7, "Output Frequency Selection," on page 22.

A function is provided to synchronize the lower output frequencies when DPLL1 is locked to a high frequency reference input. The dividers that generate the 2 kHz and 8 kHz outputs are reset such that the output 2/8 kHz clocks are lined up with the input 2 kHz.

The ACS8525 also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.

The PLL configurations for particular output frequencies is described in "Output Frequency Selection and PLL Configuration" on page 22.

PLL Architecture

Figure 5 shows the PLL arrangement in more detail. Each DPLL comprises a generic Phase and Frequency Detector (PFD), a Digital Loop filter, and a Digital Timed Oscillator (DTO- not shown); together with Forward, Feedback, and Low Frequency (LF) (DPLL1 only) Digital Frequency Synthesis (DFS) blocks. The DPLL architecture for DPLL1.

is actually more complex than that of DPLL2, and provides greater functionality.

The selected SEC input is always supplied to DPLL1. DPLL1 may use either digital feedback or analog feedback (via APLL3).

DPLL2 always takes its feed from DPLL1 and cannot be used to select a different input to that of DPLL1, except in the case where the device is being used to measure phase difference between input sources. In this case, the PFD of DPLL2 is used for phase measurement and the DPLL2 normal output is rendered unusable.


DPLL1 and **APLLs**

DPLL1 always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL PFD).

FINAL

DATASHEET

Figure 5 PLL Block Diagram



The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Any Digital Frequency Synthesis (DFS) generated clock will inherently have jitter on it equivalent to one period of the generating clock (p-p). The DPLL1 77M Forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of p-p jitter. There is an option to use a feedback APLL (APLL3) to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the DPLL1 feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance.

The DPLL1 77M Forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the DPLL1 77M Forward DFS and the DPLL1 77M Output DFS blocks are locked in frequency but may be offset in phase.

The DPLL1 77M Output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to DPLL1 LF Output DFS block and to APLL1. The low frequency DPLL1 LF Output DFS block is used to produce three frequencies; two of them, Digital1 and Digital2, are available for selection to be produced at outputs 01 and 02, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the DPLL1 LF Output DFS block is either 77.76 MHz from APLL1 (post jitter filtering) or 77.76 MHz direct from the DPLL1 77M Output DFS.

Utilizing the clock from APLL1 will result in lower jitter outputs from the DPLL1 LF Output DFS block. However, when the input to the APLL1 is taken from the DPLL1 LF Output DFS block, the input to that block comes directly from the DPLL1 77M Output DFS block so that a "loop" is not created.

APLL1 is for multiplying and filtering. The input to APLL1 can be either 77.76 MHz from the DPLL1 77M Output DFS block or an alternative frequency from the DPLL1 LF



FINAL

DATASHEET

Output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from APLL1 is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. APLL1 is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the O1 and O2 Outputs.

DPLL2 & APLLs

DPLL2 is simpler than DPLL1. DPLL2 offers no PBO or phase offset. The DPLL2 input can only be used to lock to DPLL1. Unlike DPLL1, the DPLL2 Forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed in Table 10, "APLL2 Frequencies," on page 27. Similar to DPLL1, the output of the DPLL2 Forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The DPLL2 feedback DFS also has the facility to be able to use the post APLL2 (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

APLL2 block is also for multiplying and filtering. The input to APLL2 can come either from the DPLL2 Forward DFS block or from DPLL1. The input to APLL2 can be programmed to be one of the following:

- (a) Output from the DPLL2 Forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from DPLL1,
- (c) 16E1 from DPLL1,
- (d) 24DS1 from DPLL1,
- (e) 16DS1 from DPLL1.

The frequency generated from the APLL2 is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. APLL2 is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the 01 and 02 Outputs.

"Digital" Frequencies

The DPLL1 LF Output DFS block shown in the diagram, clocked either by the DPLL1 77M Output DFS block or via the APLL1, generates the single frequencies Digital1 and Digital2 (see Table 11 and Table 12). The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, because they do not pass through an APLL for jitter filtering. The minimum level of jitter is when DPLL1 is in analog feedback mode,

when the p-p jitter will be approximately 13 ns (equivalent to a period of the DFS clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 18 ns.

The E1/DS1 Synthesis block generates the E1/DS1 rates for the APLLs, using the output from DPLL1. It can generate 12E1, 16E1, 16DS1 or 24DS1, for selection by the multiplexers.

FrSync, MFrSync, 2 kHz and 8 kHz Clock Outputs

Whilst the FrSync and MFrSync Outputs are always supplied from DPLL1, the 2 kHz and 8 kHz options available from the O1 and O2 Outputs can be supplied from either DPLL1 or DPLL2 (Reg. 7A Bit 7).

Multiplexers

Multiplexers MUX1 and MUX2 are used to select the appropriate inputs to the Analog PLLs. The function they represent is controlled by Reg. 65 cnfg_DPLL1_frequency.

APLL2 Input Selection using MUX 2

- DPLL2 selected for input to APLL2 (Reg. 65 Bit 6 = 0) The input frequency is selected from the operating frequency of DPLL2 (Reg. 64 Bits [2:0])
- DPLL1 + LF Output DFS selected for Input to APLL2
 - 12E1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 00)
 - 16E1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 01)
 - 24DS1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 10)
 - 16DS1 (Reg. 65 Bit 6 = 1 and Bits [5:4] set to 11)

APLL1 Input Selection using MUX 1

- DPLL1 (77.76 MHz) output fed to input of APLL1.
 Analog feedback used in DPLL1 (Reg. 65 Bits [2:0] set to 000)
- DPLL1 (77.76 MHz) output fed to input of APLL1.
 Digital feedback used in DPLL1 (Reg. 65 Bits [2:0] set to 001)
- DPLL1 + LF Output DFS selected for input to APLL1
 - 12E1 (Reg. 65 Bits [2:0] set to 010)
 - 16E1 (Reg. 65 Bits [2:0] set to 011)
 - 24DS1 (Reg. 65 Bits [2:0] set to 100)
 - 16DS1 (Reg. 65 Bits [2:0] set to 101)

Notes: (i) DPLL2 output cannot be selected for input to APLL1

(ii) If both multiplexers select LF Output DFS, the same frequency value must be selected in Reg. 65 Bits [2:0] and Reg. 65 Bits [5:4].



FINAL

DATASHEET

APLLs

There are three main APLLs. APLL1 and APLL2 provide a lower final output jitter reducing the 4.9 ns p-p jitter from the digital down to 500 ps p-p and 60 ps rms as typical final outputs measured broadband (from 10 Hz to 1 GHz). The feedback APLL (APLL3) is selected by default; it provides improved performance over the digital feedback.

APLL Output Dividers

Each APLL has its own divider. Each divider simultaneously outputs a series of fixed ratios of its APLL input. Any of these divided outputs may be selected as the output on Output Ports O1 or O2 by configuring Reg. 61 and Reg. 62, with the following exceptions: (APLL1)/2 and (APLL1)/1 only available for Output O1 (differential port), and (APLL1)/48 only available for Output O2.

PFD and Loop Filters

The PFD compares the input reference with that of the locking frequency (feedback) giving a phase error which is then filtered by a 100 Hz low pass filter, to give the average phase error for input into a loop filter. The PFD is quite complex and has several programmable options to determine what phase error value is fed to the loop (see "Phase and Frequency Detectors" on page 18) depending on the type of jitter/wander expected.

The loop filter bandwidth and damping is programmable to optimize the locking time/ability to track the input. See "Damping Factor Programmability" on page 18 and Figure 6 on page 18.

PLL Operational Controls

The main factors controlling the operation of the PLL are:

- 1. The operating mode of the device. See "Operating Modes (States) of the Device" on page 30.
- 2. Input reference and feedback frequency selection. See "PLL Architecture" on page 14 and "Input Locking Frequency Modes" on page 9.
- Loop Bandwidth (Input Acquisition/Locked Bandwidth) and Damping factor of the DPLLs - these determine how fast the device can to lock to the selected input, or how tightly it can track the input.
 See from "Input Acquisition Bandwidth" to "Damping Factor Programmability" next.
- 4. PFD settings these affect the input phase error to the Loop filter and relate to jitter and wander tolerance. See "Phase/Frequency/Lock Detection" on page 18.

5. Phase compensation functions - See "Phase Compensation Functions" on page 19.

Input Acquisition Bandwidth

DPLL1 has programmable acquisition bandwidth of 18, 35 or 70 Hz. The default is set to 70 Hz.

Input Locked Bandwidth

The ACS8525 has programmable Locked Bandwidth of 18, 35 or 70 Hz. These bandwidth settings correspond to the -3 dB jitter attenuation point on the ACS8525's jitter transfer characteristic shown in Figure 6. If the ACS8525 is used with only DPLL1, the highest bandwidth setting is recommended to ensure the closest tracking of the input SEC. If DPLL2 is also to be used, DPLL1 should be set to a lower bandwidth setting than DPLL2. The lowest bandwidth setting will provide the highest jitter attenuation although this is not the main function of the ACS8525 device.

Table 5 Available Damping Factors for different DPLL Bandwidths, and Associated Gain Peak Values


Bandwidth/Hz	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/dB
18	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4, 5	10	0.06
70	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03



FINAL

DATASHEET

Figure 6 DPLL1 Jitter Transfer Characteristic, (Freq = 1.544 MHz, Jitter = 0.2 UI p-p, Damping Factor = 5)



Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE ^[13], G.812^[7] and G.813^[8]) specify a wander transfer gain of less than 0.2 dB. GR-253^[11] specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8525 provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.

Phase/Frequency/Lock Detection

Two main types of detector are used in the ACS8525:

- Phase and frequency detectors, and
- Phase Loss/Lock detectors.

Phase and Frequency Detectors

There are two multi-phase and frequency detectors, one for each DPLL. The multi-phase and frequency detectors are used to compare input and feedback clocks. They operate at input frequencies up to 77.76 MHz. DPLL1 can lock to input spot frequencies from 2 kHz up to 77.76 MHz (155.52 MHz is internally divided down to 77.76 MHz). A common arrangement however is to use Lock8k mode (See Bit 6 of Reg. 22 to Reg. 28), where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates. This direct locking capability is one of the unique features of the ACS8525.

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. A multi-phase detector comprises the following phase detectors:

Phase and frequency detector (±360° or ±180° range)



FINAL

DATASHEET

- An Early/Late phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection ($\pm 180^{\circ}$ capture) or the normal $\pm 360^{\circ}$ phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled, and the other phase detectors have detected that phase lock has been achieved. It is possible to disable the selection of nearest edge locking via Reg. 03 Bit 6 (set to 1). In this setting, frequency locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via Reg. 6A to 6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector (wide-range) is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ± 1 UI up to 8191 UI via Reg. 74, Bits [3:0].

When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multi-phase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull-in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360° in the loop and will give slower pull-in but gives less overshoot. The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

Phase Lock/Loss Detectors

Phase lock detection is handled in several ways. Phase loss can be triggered from:

 The fine phase lock detector, which measures the phase between input and feedback clock

- The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min. or max. frequency
- Detection of no activity on the input

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73 and 74). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or normal bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull-in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74 Bits [3:0]; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

Phase Compensation Functions

The ACS8525 has the following phase compensation functions and controls:

- Phase Build-out (PBO)
- PBO Phase Offset
- Input-to-Output Phase Adjustment

Phase Build-out

Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption or complete loss of reference), the next highest priority SEC will be selected, and a PBO event triggered. When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate.

Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be typically less than ± 2.5 ns (in digital feedback mode).

On the ACS8525, PBO can be enabled, disabled or frozen using the Serial interface. By default, it is enabled. When



FINAL

DATASHEET

PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset. If PBO is disabled while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0° phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

PBO Phase Offset

In order to minimize the systematic (average) phase error for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the $cnfg_PBO_phase_offset$ register, Reg. 72. The range of the programmable PBO phase offset is restricted to ± 1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

Input to Output Phase Adjustment

When PBO is off such that the system always tries to align the outputs to the inputs at the 0° position, there is a mechanism provided in the ACS8525 for precise fine tuning of the output phase position with respect to the input. This can be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfq_phase_offset at Reg. 70 and 71 controls the output phase, which is only used when Phase Build-out is off (Reg. 48, Bit 2 = 0, and Reg. 76, Bit 4 = 0).

DPLL Feature Summary

DPLL1 is the more feature rich of the two DPLLs. The features of the two DPLLs are summarized here. Refer to the Register Descriptions for more information.

DPLL1 Main Features

- Multiple E1 and DS1 outputs supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs
- Multiple phase loss and multiple phase detectors (see "DPLL1 Advanced Features" on page 20")
- Direct PLL locking to common SONET/SDH input frequencies or any multiple of 8 kHz
- Automatic mode switching between Free-run, Locked and Digital Holdover states (see "Operating Modes (States) of the Device" on page 30)
- Fast detection on input failure and entry into Digital Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks
- Non-revertive mode
- Frame Sync pulse alignment
- Selectable Automatic DPLL bandwidth control (auto selects either Locked bandwidth, or Acquisition bandwidth), or Locked DPLL bandwidth (Reg. 3B Bit 7)
- Two programmable bandwidth controls:
 - Locked bandwidth: 18, 35 or 70 Hz (Reg. 67)
 - Acquisition bandwidth: 18, 35 or 70 Hz (Reg. 69)
- Programmable damping factor (for optional faster locking and peaking control). Factors = 1.2, 2.5, 5, 10 or 20. (Reg. 6B, Bits [2:0])
- Programmable DPLL pull-in frequency range (Reg. 41, Reg. 42)
- Phase Build-out on source switching (hit-less source switching), on/off (Reg. 48 Bit 3)
- Freeze Phase Build-out, on/off (Reg. 48 Bit 2)

DPLL1 Advanced Features

Phase Loss Indicators

- Phase loss fine limit. on/off (Reg. 73 Bit 7) and programmable range 0 to 7 dec (Reg. 73 Bits [2:0])
- Multi-cycle phase loss course limit, on/off (Reg. 74 Bit 7) and selectable range from ±1 to 8191 UI in 13 steps (Reg. 74 Bits [3:0])



FINAL

DATASHEET

Output Phase Adjustment

- Programmable Input to Output phase offset adjustment, ±200 ns, 6 ps resolution step size (Reg. 70 and 71)
- Programmable mean offset on Phase Build-out event (PBO phase offset on source switching) - disturbance down to ±5 ns. (Reg. 72 Bits [5:0]). Requires PBO to be on (Reg. 48 Bit 3)

Phase Detector Controls

- Multi-cycle phase detection Course phase lock & capture range on/off (Reg. 74 Bit 6) and selectable range from ±1 to 8191 UI in 13 steps (Reg. 74 Bits [3:0]). If selected, this feature increases jitter and wander tolerance to a maximum of 8192 UI (normally limited to ±0.5 UI)
- Use of coarse phase detector result in DPLL algorithm, on/off (Reg. 74 Bit 6) speeds up phase locking
- Limit DPLL1 Integral when at DPLL frequency limit, on/off (Reg. 3B Bit 3) - reduces overshoot
- Anti-noise filter for low frequency inputs, on/off (Reg. 76 Bit 7)

Advanced Phase Detector Controls

The phase detector actually comprises two different phase detector types, PD1 and PD2. Their interworking and selection algorithms are beyond the scope of this datasheet, however it should be noted the gain of only PD2 is adjustable by configuration, in the following feature:

- DPLL1 PD2 gain control enable, on/off (Reg. 6D Bit 7)
 - If on, this allows automatic gain selection according to the type of feedback to the DPLL (For the digital feedback setting, the gain used for PD2 is given by Reg. 6D Bits [2:0]). If off, PD2 is not used.
- Adjustable gain settings for PD2 (with auto switching enabled), for the following feedback cases:
 - Digital feedback (Reg. 6D Bits [2:0])
 - Analog feedback (all frequencies above 8 kHz) (Reg. 6D Bits [6:4])
 - Analog 8k (or less) feedback (Reg. 6B Bits [2:0])

Phase Monitors

- Input phase measured at DPLL1 or DPLL2. DPLL select (Reg. 4B Bit 4), 16-bit phase status (Reg. 77/Reg. 78)
- Phase measured between two inputs (uses DPLL2's PFD (Reg. 65 Bit 7))

DPLL2 Main Features

The main features of DPLL2 are:

- Always locked to DPLL1
- A single programmable bandwidth control: 18, 35 or 70 Hz
- Damping factor, (For optional faster locking and peaking control) Factors = 1.2, 2.5, 5, 10 or 20.
- Digital feedback, on/off (Reg. 35 Bit 6)
- Output frequency selection (Reg. 64)
 - DS3/E3 support (44.736 MHz / 34.368 MHz) independent of rates from DPLL1
 - Low jitter E1/DS1 options independent of rates from DPLL1
 - Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
 - Squelched (clock off)
- Can provide the source for the 2 kHz and 8 kHz outputs available at Outputs 01 and 02 (Reg. 7A Bit 7)
- Can use the phase detector in DPLL2 to measure the input phase difference between two inputs
- Selectable DPLL2 digital feedback, on/off (Reg. 64 Bit 6)

DPLL2 Advanced Features

The advanced features are the same as those for DPLL1, with DPLL2 using the configuration values for DPLL1, with the following exceptions:

Advanced Phase Detector Controls

- PD2 gain control enable, on/off (Reg. 6C, Bit 7)
 If on, this allows automatic gain selection according to
 the type of feedback to the DPLL (For the digital
 feedback setting, the gain used for PD2 is given by
 (Reg. 6C Bits [2:0]). If off, PD2 is not used.
- Adjustable gain settings for PD2 (with auto switching enabled), for the following feedback cases:
 - Digital feedback (Reg. 6C Bits [2:0])
 - Analog feedback (all frequencies above 8K) (Reg. 6C Bits [6:4])
 - Analog 8k (or less) feedback (Reg. 6A Bits [2:0])



FINAL

DATASHEET

Outputs

The ACS8525 delivers four output signals on the following ports: Two clocks, one each on ports Output O1 and Output O2; and two Sync signals, on ports FrSync and MFrSync. Output O1 and Output O2 are independent of each other and are individually selectable. Output O1 is a differential port (pins O1POS and O1NEG), and can be selected PECL or LVDS. Output O2 (pin O2) and the Sync outputs are TTL/CMOS.

The two Sync outputs, FrSync (8 kHz) and MFrSync (2 kHz), are derived from DPLL1.

PECL/LVDS Output Port Selection

The choice of PECL or LVDS compatibility for Output 01 is programmed via the *cnfg_differential_output* register, Reg. 3A.

Output Frequency Selection and PLL Configuration

The output frequency at many of the outputs is controlled by a number of inter-dependent parameters (refer to "PLL Architecture" on page 14). The frequencies of the output clocks are selectable from a range of pre-defined spot frequencies/port technologies, as defined in Tables 6 and 7.

Outputs 01 & 02 Frequency Configuration Steps

The output frequency selection is performed in the following steps:

- 6. Refer to Table 8, Frequency Divider Look-up, to choose a set of output frequencies.
- 7. Refer to the Table 8 to determine the required APLL frequency to support the frequency set.
- 8. Refer to Table 9, APLL1 Frequencies, and Table 10, APLL2 Frequencies, to determine in what mode DPLL1 and DPLL2 need to be configured, considering the output jitter level.
- Refer to Table 11, O1 and O2 Output Frequency Selection, and the column headings in Table 8, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.

Table 6 Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencies Supported
Output O1	LVDS/PECL (LVDS default)	Frequency selection as per Table 7 and Table 11
Output O2	TTL/CMOS	Trequency selection as per Table 7 and Table 11
FrSync	TTL/CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.
MFrSync	TTL/CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default

Table 7 Output Frequency Selection

Frequency (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Le	ter Level (Typ)	
				rms (ps)	p-p (ns)	
2 kHz	77.76 MHz Analog	-	-	60	0.6	
2 kHz	Any digital feedback mode	-	-	1400	5	
8 kHz	77.76 MHz Analog	-	-	60	0.6	
8 kHz	Any digital feedback mode	-	-	1400	5	



FINAL

DATASHEET

Frequen	cy (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Level (Typ)	
					rms (ps)	p-p (ns)
1.536		-	12E1 mode	Select DPLL2	500	2.3
1.536		-	-	Select DPLL1 12E1	250	1.5
1.544		-	16DS1 mode	Select DPLL2	200	1.2
1.544		-	-	Select DPLL1 16DS1	150	1.0
1.544	via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13
1.544	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18
2.048		-	12E1 mode	Select DPLL2	500	2.3
2.048		-	-	Select DPLL1 12E1	250	1.5
2.048		-	16E1 mode	Select DPLL2	400	2.0
2.048		-	-	Select DPLL1 16E1	220	1.2
2.048	(not Output O1)	12E1 mode	-	-	900	4.5
2.048	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
2.048	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18
2.059		-	16DS1 mode	Select DPLL2	200	1.2
2.059		-	-	Select DPLL1 16DS1	150	1.0
2.059	(not Output O1)	16DS1 mode	-	-	760	2.6
2.316		-	24DS1 mode	Select DPLL2	110	0.75
2.316		-	-	Select DPLL1 24DS1	110	0.75
2.731		-	16E1 mode	Select DPLL2	400	1.5
2.731		-	-	Select DPLL1 16E1	220	1.2
2.731	(not Output O1)	16E1 mode	-	-	250	1.6
2.796		-	DS3 mode	Select DPLL2	110	1.0
3.088		-	24DS1 mode	Select DPLL2	110	0.75
3.088		-	-	Select DPLL1 24DS1	110	0.75
3.088	(not Output O1)	24DS1 mode	-	-	110	0.75
3.088	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
3.088	via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
3.728		-	DS3 mode	Select DPLL2	110	1.0
4.096	via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
4.096	via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
4.296		-	E3 mode	Select DPLL2	120	1.0



FINAL

DATASHEET

Frequenc	cy (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Level (Typ)	
					rms (ps)	p-p (ns)
4.86		-	77.76 MHz mode	Select DPLL2	60	0.6
5.728		-	E3 mode	Select DPLL2	120	1.0
6.144		12E1 mode	-	-	900	4.5
6.144		-	12E1 mode	Select DPLL2	500	2.3
6.144		-	-	Select DPLL1 12E1	250	1.5
6.176		16DS1 mode	-	-	760	2.6
6.176		-	16DS1 mode	Select DPLL2	200	1.2
6.176		-	-	Select DPLL1 16DS1	150	1.0
6.176	via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13
6.176	via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
6.48		-	77.76 MHz mode	Select DPLL2	60	0.6
6.48	(not Output O1)	77.76 MHz analog	-	-	60	0.6
6.48	(not Output O1)	77.76 MHz digital	-	-	60	0.6
8.192		12E1 mode	-	-	900	4.5
8.192		16E1 mode	-	-	250	1.6
8.192		-	16E1 mode	Select DPLL2	400	2.0
8.192		-	-	Select DPLL1 16E1	220	1.2
8.192	via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13
8.192	via Digital1 or Digital2 (not Output 01)	Any digital feedback mode	-	-	3800	18
8.235		16DS1 mode	-	-	760	2.6
9.264		24DS1 mode	-	-	110	0.75
9.264		-	24DS1 mode	Select DPLL2	110	0.75
9.264		-	-	Select DPLL1 24DS1	110	0.75
10.923		16E1 mode	-	-	250	1.6
11.184		-	DS3 mode	Select DPLL2	110	1.0
12.288		12E1 mode	-	-	900	4.5
12.288		-	12E1 mode	Select DPLL2	500	2.3
12.288		-	-	Select DPLL1 12E1	250	1.5
12.352		24DS1 mode	-	-	110	0.75
12.352		16DS1 mode	-	-	760	2.6
12.352		-	16DS1 mode	Select DPLL2	200	1.2



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Le	vel (Typ)
				rms (ps)	p-p (ns)
12.352	-	-	Select DPLL1 16DS1	150	1.0
12.352 via Digital1 or Digital2 (not Output 01)	77.76 MHz Analog	-	-	3800	13
12.352 via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6
16.384	-	16E1 mode	Select DPLL2	400	2.0
16.384	-	-	Select DPLL1 16E1	220	1.2
16.384 via Digital1 or Digital2 (not Output O1)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1 or Digital2 (not Output O1)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select DPLL2	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select DPLL2	110	0.75
18.528	-	-	Select DPLL1 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select DPLL2	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select DPLL2	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select DPLL2	500	2.3
24.576	-	-	Select DPLL1 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select DPLL2	200	1.2
24.704	-	-	Select DPLL1 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select DPLL2	400	2.0
32.768	-	-	Select DPLL1 16E1	220	1.2



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	DPLL1 Mode	DPLL2 Mode	APLL2 Input Mux	Jitter Le	evel (Typ)
				rms (ps)	p-p (ns)
34.368	-	E3 mode	Select DPLL2	120	1.0
37.056	24DS1 mode	-	-	110	0.75
37.056	-	24DS1 mode	Select DPLL2	110	0.75
37.056	-	-	Select DPLL1 24DS1	110	0.75
38.88	77.76 MHz analog	-	-	60	0.6
38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select DPLL2	60	0.6
44.736	-	DS3 mode	Select DPLL2	110	1.0
49.152 (Output O1 only)	12E1 mode	-	-	900	4.5
49.408 (Output 01 only)	16DS1 mode	-	-	760	2.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
65.536 (Output 01 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select DPLL2	120	1.0
74.112 (Output O1 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select DPLL2	60	0.6
98.304 (Output 01 only)	12E1 mode	-	-	900	4.5
98.816 (Output 01 only)	16DS1 mode	-	-	760	2.6
131.07 (Output O1 only)	16E1 mode	-	-	250	1.6
148.22 (Output O1 only)	24DS1 mode	-	-	110	0.75
155.52 (Output 01 only)	77.76 MHz analog	-	-	60	0.6
155.52 (Output O1 only)	77.76 MHz digital	-	-	60	0.6
311.04 (Output 01 only)	77.76 MHz analog	-	-	60	0.6
311.04 (Output O1 only)	77.76 MHz digital	-	-	60	0.6



FINAL

DATASHEET

Table 8 Frequency Divider Look-up

Transmission Rate	APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
OC-N Rates	311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
E3	274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
DS3	178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
24DS1	148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
16E1	131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
16DS1	98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
12E1	98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz

Table 9 APLL1 Frequencies

APLL1 Frequency	Synthesis/MUX setting for APLL1 input	DPLL1 Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (p-p)
311.04	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

Note...If using Synthesis for inputs to both APLL1 and APLL2, then they must both use the same synthesis settings.

Table 10 APLL2 Frequencies

APLL2 Frequency	DPLL Mode	DPLL2 Forward DFS Frequency (MHz)	DPLL2 Freq Control Register Bits Reg. 64 Bits [2:0]	APLL2 Input from DPLL1 or 2. Reg. 65 Bit 6	DPLL1 + Synthesis Freq to APLL2 Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (p-p)
311.04 MHz	DPLL2-Squelched	77.76	000	0 (DPLL2 enabled)	XX	<0.5
311.04 MHz	DPLL2-Normal	77.76	001	0 (DPLL2 enabled)	XX	<0.5
98.304 MHz	DPLL2-12E1	24.576	010	0 (DPLL2 enabled)	XX	<0.5
131.072 MHz	DPLL2-16E1	32.768	011	0 (DPLL2 enabled)	XX	<0.5
148.224 MHz	DPLL2-24DS1	37.056 (2*18.528)	100	0 (DPLL2 enabled)	XX	<0.5



FINAL

DATASHEET

Table 10 APLL2 Frequencies (cont...)

APLL2 Frequency	DPLL Mode	DPLL2 Forward DFS Frequency (MHz)	DPLL2 Freq Control Register Bits Reg. 64 Bits [2:0]	APLL2 Input from DPLL1 or 2. Reg. 65 Bit 6	DPLL1 + Synthesis Freq to APLL2 Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (p-p)
98.816 MHz	DPLL2-16DS1	24.704	101	0 (DPLL2 enabled)	XX	<0.5
274.944 MHz	DPLL2-E3	68.736 (2*34.368)	110	0 (DPLL2 enabled)	XX	<0.5
178.944 MHz	DPLL2-DS3	44.736	111	0 (DPLL2 enabled)	XX	<0.5
98.304 MHz	DPLL1-12E1	-	XXX	1 (DPLL1 enabled)	00	<2
131.072 MHz	DPLL1-16E1	-	XXX	1 (DPLL1 enabled)	01	<2
148.224 MHz	DPLL1-24DS1	-	XXX	1 (DPLL1 enabled)	10	<2
98.816 MHz	DPLL1-16DS1	-	XXX	1 (DPLL1 enabled)	11	<2

Table 11 O1 and O2 Output Frequency Selection

	Output Frequency for given "Value in Register" for each Output Po			
Value in Register	Output O2 Reg. 61 Bits [3:0]	Output O1 Reg. 62 Bits [7:4]		
0000	Off	Off		
0001	2 kHz	2 kHz		
0010	8 kHz	8 kHz		
0011	Digital2	APLL1/2		
0100	Digital1	Digital1		
0101	APLL1/48	APLL1/1		
0110	APLL1/16	APLL1/16		
0111	APLL1/12	APLL1/12		
1000	APLL1/8	APLL1/8		
1001	APLL1/6	APLL1/6		
1010	APLL1/4	APLL1/4		
1011	APLL2/64	APLL2/64		
1100	APLL2/48	APLL2/48		
1101	APLL2/16	APLL2/16		
1110	APLL2/8	APLL2/8		
1111	APLL2/4	APLL2/4		



FINAL

DATASHEET

"Digital" Frequencies

Table 11, "O1 and O2 Output Frequency Selection," lists Digital1 and Digital2 as available for selection. Digital1 is a single frequency selected from the range shown in Table 12. Digital2 is another single frequency selected from the same range.

Using Output O2 to Control Pulse Width of 2/8 kHz on FrSync, MFrSync and 01 Outputs

It can be seen from Table 11 (01 and 02 Output Frequency Selection) that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the FrSync and MFrSync outputs are always supplied from DPLL1, the 2 kHz and

8 kHz options available from the O1 and O2 outputs are all supplied via DPLL1 or DPLL2 (Reg. 7A Bit 7).


The outputs can be either clocks (50:50 mark-space) or pulses, and can be inverted. When pulse configuration is used, the pulse width will be one cycle of the rate selected on Output O2 (Output O2 must be configured to generate at least 1,544 kHz to ensure that pulses are generated correctly). Figure 7 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A Bits [1:0] for the 2 kHz O1 and MFrSync outputs. Outputs FrSync and MFrSync can be disabled via Reg. 63 Bits [7:6].

Table 12 Digital Frequency Selections

Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/SDH Reg.38 Bit6	Digital2 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Figure 7 Control of 8k Options.



F8525_016outputoptions8k_01



FINAL

DATASHEET

Operating Modes (States) of the Device

The ACS8525 has three primary modes of operation, or operating states: Free-Run, Locked and Digital Holdover. These are supported by three secondary, temporary modes (Pre-Locked, Lost-Phase and Pre-Locked2). Refer to the State Transition Diagram for DPLL1, Figure 8.

The ACS8525 can operate in Forced or Automatic control. On reset, the ACS8525 reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The Free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In the Free-run mode, the timing and synchronization signals generated from the ACS8525 are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input SEC. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register cnfq_nominal_frequency(Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to 0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8525 selects an SEC.

Pre-locked Mode

The ACS8525 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[13] specification, if the selected SEC is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-Run mode and another SEC is selected.

Locked Mode

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/lock detectors (See "Phase Lock/Loss Detectors" on page 19) indicate that the DPLL has remained in phase lock continuously for at least one second. When the ACS8525 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.

Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors (See"Phase Lock/Loss Detectors" on page 19) indicate that the DPLL has lost phase lock. The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

- 1. Go to Pre-locked2;
 - If a known good stand-by source is available.
- 2. Go to Holdover:
 - If no stand-by sources are available.

Digital Holdover Mode

Digital Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available.

In Digital Holdover mode, the ACS8525 provides the timing signals to maintain the Line Card but is not phase locked to an input SEC.


Digital Holdover operates Instantaneously, which means the DPLL freezes at the frequency it was operating at the time of entering Digital Holdover mode. This determines the output frequency accuracy.



FINAL

DATASHEET

Figure 8 Automatic Mode Control State Diagram (DPLL1)



Note... The state diagram above is for DPLL1 only, and the 3-bit state value refers to the register sts_operating Reg. 09 Bits [2:0] DPLL1_operating _mode. By contrast, the DPLL2 has only automatic operation and can be in one of only two possible states: "Instantaneous Automatic Holdover" with zero frequency offset (its start-up state), or "Locked". The states of DPLL2 are not configurable by the User and there is no "Free-run" state.



FINAL

DATASHEET

Pre-locked2 Mode

This state is very similar to the Pre-locked state. It is entered from the Digital Holdover state when an input SEC has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority SEC is restored.

Upon applying a SEC to the phase locked loop, the ACS8525 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[13] specification, if the selected SEC is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Digital Holdover mode and another SEC is selected.

Local Oscillator Clock

The Master system clock on the ACS8525 should be provided by an external clock oscillator of frequency 12.800 MHz. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode. In Free-Run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator. Please contact Semtech for information on crystal oscillator suppliers.

Crystal Frequency Calibration

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value. \pm 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the *cnfg_nominal_frequency* register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note... The default register value (in decimal) = 39321 (9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 (dec), giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be:

39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

Status Reporting and Phase Measurement

Input Status Interrupts

Status interrupts are provided for the following events:

- Changed status on SEC input (one interrupt per input) (Reg. 05)
- Change of Operating mode (Reg. 06)
- DPLL1 Main reference Failure (Reg. 06)
- Frame Sync alarm limit reached (Reg. 08)

These interrupts are flagged on pin INTREQ.

Input Status Information

Status information can be read from the following Status Registers:

sts_operating_mode (Reg. 09)

sts_priority_table (Reg. OA and OB)

sts_current_DPLL_frequency (Reg. OC, OD, and O7)

sts_sources_valid (Reg. 0E and 0F)

sts_reference_sources (Reg. 11, 12 and 14)

Refer to "Register Map" on page 38 and associated Register Descriptions for more details.

DPLL Frequency Reporting

The registers $sts_current_DPLL_frequency$ (Reg. OC, Reg. OD and Reg. O7) report the frequency of DPLL1 or DPLL2 with respect to the external crystal XO frequency (after calibration via Reg. 3C, 3D if used). The selection of DPLL2 or DPLL1 reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ±80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register *sts_current_phase*, Reg. 77 and 78. DPLL1 or DPLL2 phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to 0.707° phase difference. For DPLL1 this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally



FINAL

DATASHEET

averaged or filtered with a -3 dB attenuation point at approximately 100 Hz.

Measuring Phase Between Master and Slave/Stand-by SEC Sources

The phase can be measured between the selected SEC input to DPLL1 and either of the other two SEC inputs by a using the Phase and Frequency detector of DPLL2. This special configuration requires manual selection of DPLL2's selected source (by altering the Priorities).

The DPLL2 PFD compares two inputs (usually the feedback and reference input) with each other and performs some filtering. This filtering has a bandwidth of approx. 100 Hz. This will result in a digital number representing the filtered phase difference between these two signals being available (normally used for the digital synthesis).

Under normal circumstances the frequency of the inputs to the PFD are determined by the input frequency selection and the pre-divider settings such as lock8k and DivN. The appropriate feedback frequency is automatically selected from the supported spot frequencies to match the input reference frequency (post division if necessary).

The phase difference is reported in units of 0.707 degrees of the actual locking frequency. When direct locking to high frequency input, the actual time is then scaled down and will give resolution down to e.g. 110 ps at 19.44 MHz in direct locking mode compared with 245 ns with Lock8K mode enabled with the same 19.44 MHz input. The two inputs to the PFD have to be very close in frequency to give an accurate phase measurement.

Reg. 65, Bit 7 is used to switch one input to the DPLL2 phase detector over to the current DPLL1 input. The other phase detector input becomes connected to a second input source. The second input source can be changed via the DPLL2 priority (Reg. 19 to 1C), when Reg. 4B, Bit 4 = 1).

The phase difference measurement is held in the 16-bit register, *sts_current_phase* Reg. 77 and 78. The register is updated on a 204.8 MHz cycle.

When measuring the relative phase error between the selected inputs, the user must ensure that the settings and frequency are the same for the two inputs to be measured. Enabling this phase measurement feature replaces the DPLL2 feedback signal to the DPLL2 PFD

with the DPLL1 PFD input reference signal. Reading the current phase register from DPLL2 will yield the filtered phase difference between the two inputs. If there is jitter or wander present on either or both inputs, then this will have an effect on the measured phase. The extent of this effect will depend on the frequency of the jitter/wander compared to the 100 Hz bandwidth of the phase filter.

With the input selections in the examples below, a meaningful result for phase measurement will be obtained from Example 1 only.

Example 1

SEC1 19.44 MHz input, direct locking

SEC2 19.44 MHz input, direct locking

Example 2

SEC1 19.44 MHz input, direct locking

SEC2 19.44 MHz input, Lock8K

The phase reported in degrees of the locking frequency.

Direct locking to the highest frequency gives the most meaningful result, as the actual time is scaled down and will give a resolution in picoseconds, for example: 101 ps @19.44 MHz, Direct locking on SEC1 and SEC2. With Lock8K enabled instead of direct locking, a result can be measured but the phase error will have a much lower resolution of 245 nanoseconds.

Sync Reference Sources


The ACS8525 provides the facility to have a Sync reference source associated with each SEC. The Sync inputs (SYNC1, SYNC2 and SYNC3) are used for Frame Sync output alignment and can be 2, 4 or 8 kHz (automatically detected frequency). In the ACS8525 device, the Sync is treated as an additional part of the SEC clock. The failure of a Sync input will never cause a source disqualification. The Sync input is used to internally align the generation of the output 2 kHz and 8 kHz Sync pulses.

On the ACS8525, the presence of a Sync input associated with any particular SEC input is optional. If a Sync input is not present, or it fails, the 2 kHz and 8 kHz outputs will simply continue to be generated with the same relationship to the SEC output. This also applies to a source switch from a reference with a Sync input to a reference without a Sync input. The Sync outputs are always divided from the SEC outputs and will never free-run.

FINAL

DATASHEET

Figure 9 External Sync Input Phase Control (Reg. 7B Bits [1:0])



F8525_030ExtSyncPhasCntl_01

As with all frequencies generated at the outputs of the ACS8525, the Sync outputs are falling edge aligned. However, the Sync outputs can be inverted. They can also be selected to have a number of different pulse widths. In addition to these controls on the outputs, the input Sync phases with respect to their associated SEC can be configured (separately for each Sync). Nominally, the Sync input is expected to be falling edge aligned with the SEC. Therefore it is sampled on the rising edge of the SEC. This gives a tolerance to offset between the SEC and the Sync input of ±0.5 UI of the SEC clock. If the Sync is delayed or advanced with respect to the SEC the expected position of the edge can be moved by 0.5 UI early or late. The tolerance is always ±0.5 UI of the SEC from the expected position. Figure 9 summarizes these points and Sync_phase_SYNC1 (Reg. 7B, Bits [1:0]) provides the controlling configuration.

Aligning Phase of MFrSync and FrSync Outputs to Phase of Sync Inputs

The selected Sync input (which is selected by SEC selection) is monitored by the ACS8525 for consistent phase and correct frequency compared with the SEC input, and if it does not pass these quality checks, an alarm flag is raised (Reg. 08, Bit 7 and Reg. 09, Bit 7). The check for consistent phase involves checking that each input edge is within an expected timing window. The

window size is set by Reg. 7C, Bits [6:4]. An internal detector senses that a correct Sync signal is present and only then allows the signal to resynchronize the internal dividers that generate the 8 kHz FrSync and 2 kHz MFrSync outputs. This sequence avoids spurious resynchronizations that may otherwise occur with connections and disconnections of the Sync input.

The Sync input will normally be a 2 kHz frequency, only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. However the 2 kHz Sync output alignment can only be achieved when aligning to a 2 kHz SEC.

Safe sampling of the selected Sync input is achieved by using the "locked-to" SEC, with which it is paired, to do the input sampling. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The Sync input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. As mentioned earlier, modification of the expected timing of the selected Sync input with respect to its SEC can be achieved via Reg. 7B, Bits [1:0].

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7B Bit 6, cnfg_sync_phase. With this bit Low, the Sync input sampling has a 6.48 MHz resolution. When Bit 6 is High the selected Sync can have a sampling resolution of



FINAL

DATASHEET

either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies). This would allow, for instance, a 19.44 MHz and 2 kHz pair to be used for Line Card synchronization.

Reg. 7B Bit 7, Indep_FrSync/MFrSync controls whether the 2 kHz MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks. When Indep_FrSync/MFrSync Req. 7B Bit 7 is Low the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when bit Sync_OC-N_rates is High, the OC-N rate dividers and clocks are also synchronized by the Sync input. On a change of phase position of the Sync, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the Sync input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, Independent Frame Sync mode can be used (Reg. 7B, Bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the selected Sync sampling precision used. For example with a 19.44 MHz reference input clock and Reg. 7B Bits 6 & 7 both High (independent mode and Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from DPLL1. 2 kHz and 8 kHz outputs can also be produced at the O1 to O2 outputs. These can come from either the DPLL1 or from the DPLL2, controlled by Reg. 7A, Bit 7.

Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced *Low*. The reset is asynchronous, the minimum *Low* pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8525 is held in a reset state for 250 ms after the PORB pin has been pulled *High*. In normal operation PORB should be held *High*.

Serial Interface

The ACS8525 device has a serial interface which can be SPI compatible. The Motorola SPI Convention is such that address and data is transmitted and received MSB first. On the ACS8525 address and data are transmitted and received LSB first. Address, read/write control and data on the SDI pin are latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE. For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK. Figure 10 and Figure 11 show the timing diagrams of read and write accesses for this interface.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).

FINAL

DATASHEET

Figure 10 Read Access Timing for SERIAL Interface




Table 13 Read Access Timing for SERIAL Interface (For use with Figure 10)

Symbol	Parameter	MIN	TYP	MAX
t _{SU1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{SU2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{d1}	Delay SCLK _{rising edge} (SCLK _{falling edge} for CLKE = 1) to SDO valid	-	-	18 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	-	16 ns
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB <i>Low</i> after SCLK _{rising edge} , for CLKE = 0 Hold CSB <i>Low</i> after SCLK _{falling edge} , for CLKE = 1	5 ns	-	-
t _p	Time between consecutive accesses (CSB $_{rising\ edge}$ to CSB $_{falling\ edge}$)	10 ns	-	-

FINAL

DATASHEET

Figure 11 Write Access Timing for SERIAL Interface




Table 14 Write Access Timing for SERIAL Interface (For use with Figure 11)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge}	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-



FINAL

DATASHEET

Register Map

Each Register, or register group, is described in the following Register Map (Table 15) and subsequent Register Description Tables.

Register Organization

The ACS8525 LC/P uses a total of 91 eight-bit register locations, identified by a Register Name and corresponding hexadecimal Register Address. They are presented here in ascending order of Reg. address and each Register is organized with the most-significant bit positioned in the left-most bit, with bit significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the Register Map,

Table 15. Shaded areas in the map are "don't care" and writing either 0 or 1 will not affect any function of the device. Bits labelled "Set to 0" or "Set to 1" must be set as stated during initialization of the device, either following power- up, or after a power-on reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Multi-word Registers

For Multi-word Registers (e.g. Reg. OC and OD), all the words have to be written to their separate addresses, and without any other access taking place, before their combined value can take effect. If the sequence is interrupted, the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

Register Access

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip_id* and *chip_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the *sts_interrupts* register), any individual data field may be

cleared by writing a 1 into each bit of the field (writing a 0 value into a bit will not affect the value of the bit).

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some can be pin-set. All configuration registers can be read out over the microprocessor port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation. Each individual status register has a unique location.

Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7D refers).

Bits in the interrupt status register are set (*High*) by the following conditions;

- 1. Any SEC becoming valid or going invalid.
- 2. A change in the operating state e.g. Locked, Holdover.
- 3. A brief loss of the currently selected SEC.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted. All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

Defaults

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.



FINAL

DATASHEET

Table 15 Register Map

Register Name	8-	= _				Dat	ta Bit			
RO = Read Only	hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
R/W = Read/Write			7 (WOD)	Ū	ŭ			-	'	0 (202)
chip_id (RO)	00	4D				,	R LSBs of Chip ID B MSBs of Chip ID	<u> </u>		
chip revision (RO)	<i>01 02</i>	<i>21</i>				7 - 2 3	vision[7:0]	,		
test_register1 (R/W)	03	14	Phase_alarm	Disable_180		Resync_	Set to 0	8K Edge	Set to 0	Set to 0
test_register r (to w)	00	14	Thase_alaim	DISABIC_100		analog	301 10 0	Polarity	361 10 0	301100
test_register2 (R/W)	04	12				Do n	not use		-	•
sts_interrupts (R/W)	05	FF			status_SEC2_ DIFF	status_SEC1_ DIFF	status_SEC2_ TTL	status_SEC1_ TTL		
	06	3F	operating_	DPLL1_main_	DIFF	DIFF	I I I L	I I I L		status_SEC3
		51	mode	ref_failed						Siaius_SE05
sts_current_DPLL_frequency, see OC/OD	07	00		•	1			Bits [18:16] of s	sts_current_DPL	L_frequency
sts_interrupts (R/W)	08	10	Sync_alarm_	1						
sis_interrupts (K/W)	00	10	int							
sts_operating_mode (RO)	09	01	Sync_alarm	DPLL2_Lock	DPLL1_freq_	DPLL2_freq_		DP.	PLL1_operating_r	mode
	0.4	00		1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	soft_alarm	soft_alarm				
sts_priority_table (RO)	OA OB	00		0 , 3	validated source ty validated source			Currently se. 2nd highest priori	lected source	roo
sts_current_DPLL_frequency[7:0]	ОС	00	•	sru riigitest priori			rent_DPLL_frequ	3 1	ity validated soul	ce
(RO) [15:8]	OD	00					rent_DPLL_frequ	,		
[18:16]	07	00			Dits	[13.0] 01 313_cui	Tent_Di LL_irequ	33	of sts_current_D	IPLL frequency
sts_sources_valid (RO)	0F	00			SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL	or sis_earreric_b	r zz_nrequency
sis_sources_valia (ito)	0F	00			JOEOZ BIII	OLO I DIII I	SEGE TTE	3207772		SEC3
sts_reference_sources (RO)	-									0200
Alarm Status on inputs:					No Activity	Phase Lock			No Activity	Phase Lock
SEC1 & SEC2 TTL	11	22			SEC2 TTL	SEC2 TTL			SEC1 TTL	SEC1 TTL
SEC1 & SEC2 DIFF	12	22			No Activity SEC2 DIFF	Phase Lock SEC2 DIFF			No Activity SEC1 DIFF	Phase Lock SEC1 DIFF
SEC3	14	22			1				No Activity	Phase Lock
							T		SEC3	SEC3
cnfg_ref_selection_priority (R/W) SEC1 & SEC2 TTL	19	32		programmed_p	riority_SEC2_TTL			programmed_p	riority_SEC1_TTL	_
SEC1 & SEC2 DIFF	1A	00		programmed pr	riority_SEC2_DIFF			programmed_pr	riority SEC1 DIF	F
SEC3	1C	04		, , , _,						
cnfg_ref_source_frequency_								, 0	-, 	
<input/> (R/W), where <input/> =	22	00	dian CEC1 TTI	look Ok CEC1	Dualent is	L CEC1 TTI		oforoman nouron	fraguanay SEC1	TTI
SEC1 TTL	22	00	divn_SEC1 TTL	lock8k_SEC1 TTL	Bucket_it	_SEC1 TTL	16	eference_source_i	rrequericy_SEC r	TTL
SEC2 TTL	23	00	divn_SEC2 TTL	lock8k_SEC2	Bucket_id	SEC2 TTL	re	eference_source_i	frequency_SEC2	TTL
				TTL						
SEC1 DIFF	24	03	divn_SEC1 DIFF	lock8k_SEC1 DIFF	Bucket_id	_SEC1 DIFF	re	ference_source_f	frequency_SEC1	DIFF
SEC2 DIFF	25	03	divn_SEC2	lock8k_SEC2	Bucket id	SEC2 DIFF	re	ference_source_f	frequency SFC2	DIFF
0202 511 1			DIFF	DIFF	240.00.274	_0202 5		, o, o, 100_00 u , 00	. 0440.1.05_02.02	2
SEC3	28	03	divn_SEC3	lock8k_SEC3	Bucket_	_id_SEC3		reference_source	e_frequency_SEC	23
cnfg_operating_mode (R/W)	32	00							PLL1_operating_r	mode
force_select_reference_source (R/W)	33	OF						forced_sele	ct_SEC_input	
cnfg_input_mode (R/W)	34	CA	auto_extsync_ en	phalarm_ timeout	XO_ edge		extsync_en	ip_sonsdhb		reversion_ mode
cnfg_DPLL2_path (R/W)	35	AO		DPLL2_dig_ feedback						
cnfg_differential_inputs (R/W)	36	03							SEC2_DIFF_ PECL	SEC1_DIFF_ PECL
cnfg_dig_outputs_sonsdh (R/W)	38	04		dig2_sonsdh	dig1_sonsdh					
cnfg_digtial_frequencies (R/W)	39	08	digital2_	frequency	digital1_	frequency				
cnfg_differential_output (R/W)	<i>3A</i>	C2			•				Output 01	_LVDS_PECL
cnfg_auto_bw_sel	3B	98	auto_BW_sel				DPLL1_lim_int			
cnfg_nominal_frequency [7:0]	<i>3C</i>	99				0-	nominal_frequen	7		
(R/W) [15:8]	3D	99			E		_nominal_frequei	-		
cnfg_DPLL_freq_limit (R/W) [7:0]	41	76				Bits[7:0] of cnfg	g_DPLL_freq_limi	t		·



FINAL

DATASHEET

Table 15 Register Map (cont...)

Register Name	s2	<u>=</u>				Dat	ta Bit			
RO = Read Only	Peg (S)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
R/W = Read/Write			7 (WISD)	U		7	3		Ī	O (LSD)
cnfg_DPLL_freq_limit (R/W) [9:8]	42	00							Bits[9:8] of cnfg_DPLL_fre	q_limit
cnfg_interrupt_mask (R/W) [7:0]	43	00	Set to 0	Set to 0	SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL		·
[15:8]	44	00	operating_	main_ref_		•		Set to 0		SEC3
[22,17]	15	00	mode Sync_ip_alarm	failed						
[23:16] cnfg_freq_divn (R/W) [7:0].	45 46	00 FF	Syric_ip_aiaiiii		divn	value [7:0] (divid	de Input frequenc	v hv n)		
[13:8]	47	3F			uivii.		value [13:8] (divid	, ,	cv bv n)	
cnfg_monitors (R/W)	48	04		los_flag_on_	ultra_fast_	ext_switch	PBO_freeze	PBO_en	,, 2, 1.9	
5 -				TDO	switch					
cnfg_registers_source_select (R/W)	4B	00				DPLL1_DPLL2 _select				
cnfg_freq_lim_ph_loss	4D		freq_lim_ph_ loss							
cnfg_upper_threshold_0 (R/W)	50	06		иррег	r_threshold_0_va	alue (Activity alarr	m, Config. O, Leak	y Bucket - set thre	eshold)	
cnfg_lower_threshold_0 (R/W)	51	04		lower_	threshold_0_val	ue (Activity alarm	, Config. O, Leaky	Bucket - reset thi	reshold)	
cnfg_bucket_size_0 (R/W)	52	08			Bucket_size_0_	_value (Activity ala	arm, Config. O, Le	aky Bucket - size)		
cnfg_decay_rate_0 (R/W)	53	01							alarm, Config.	D_value (Activity O, Leaky Bucket - k rate)
cnfg_upper_threshold_1 (R/W)	54	06				. ,	m, Config. 1, Leak		•	
cnfg_lower_threshold_1 (R/W)	55	04		lower_			, Config. 1, Leaky			
cnfg_bucket_size_1 (R/W)	56	08			Bucket_size_1_	_value (Activity ala	arm, Config. 1, Le	aky Bucket - size)		
cnfg_decay_rate_1 (R/W)	57	01							alarm, Config.	1_value (Activity 1, Leaky Bucket - k rate)
cnfg_upper_threshold_2 (R/W)	58	06		иррег	r_threshold_2_va	alue (Activity alarr	m, Config. 2, Leak	y Bucket - set thre	eshold)	
cnfg_lower_threshold_2 (R/W)	59	04		lower_	threshold_2_val	ue (Activity alarm	, Config. 2, Leaky	Bucket - reset thr	reshold)	
cnfg_bucket_size_2 (R/W)	5A	08			Bucket_size_2_	_value (Activity ala	arm, Config. 2, Le	aky Bucket - size)		
cnfg_decay_rate_2 (R/W)	5B	01							alarm, Config	?_value (Activity 2, Leaky Bucket - k rate)
cnfg_upper_threshold_3 (R/W)	5C	06		иррег	r_threshold_3_va	alue (Activity alarr	m, Config. 3, Leak	y Bucket - set thre	eshold)	
cnfg_lower_threshold_3 (R/W)	5D	04		lower_	threshold_3_val	ue (Activity alarm	, Config. 3, Leaky	Bucket - reset thi	reshold)	
cnfg_bucket_size_3 (R/W)	5E	08			Bucket_size_3_	_value (Activity ala	arm, Config. 3, Le	aky Bucket - size)		
cnfg_decay_rate_3 (R/W)	5F	01							alarm, Config.	3_value (Activity 3, Leaky Bucket - k rate)
cnfg_output_frequency (R/W) (Output O2)	61	06						output	_freq_02	
(Output 01)	62	80		outnut	_freq_01			ouipui_		
(MFrSync/FrSync)	63	CO	MFrSync_en	FrSync_en	1,704_07					
cnfg_DPLL2_frequency (R/W)	64	00		1				Ι	DPLL2_frequence	CV
cnfg_DPLL1_frequency (R/W)	65	01	DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_E1/ DS1	DPLL1_fre	eq_to_APLL2			DPLL1_frequenc	-
cnfg_DPLL2_bw (R/W)	66	00		231					DPLL 2	bandwidth
cnfq_DPLL1_locked_bw (R/W)	67	10								ed_bandwidth
cnfg_DPLL1_acq_bw (R/W)	69	11								sition_bandwidth
cnfg_DPLL2_damping (R/W)	6A	13		DPI	L2_PD2_gain_al	og_8k			DPLL2_dampin	
cnfg_DPLL1_damping (R/W)	6B	13			 L1_PD2_gain_al	3-			DPLL1_dampin	
cnfg_DPLL2_PD2_gain (R/W)	6C	C2	DPLL2_PD2_ gain_enable		PLL2_PD2_gain_	-			LL2_PD2_gain_d	ligital
cnfg_DPLL1_PD2_gain (R/W)	6D	C2	DPLL1_PD2_ gain_enable	DF	PLL1_PD2_gain_			DPI	LL1_PD2_gain_c	ligital
cnfg_phase_offset (R/W) [7:0]	70	00				· -	et_value [7:0]			
[15:8]	71	00				phase_offse	et_value[15:8]			
cnfg_PBO_phase_offset (R/W)	72	00	e	1			PBO_pha	ase_offset	,	
cnfg_phase_loss_fine_limit (R/W)	73	A2	fine_limit_en	noact_ph_loss	narrow_en			pi	hase_loss_fine_l	ımıt



FINAL

DATASHEET

Table 15 Register Map (cont...)

Register Name	SS	Ħ.				Da	ata Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_phase_loss_coarse_limit (R/W)	74	85	coarse_lim_ phaseloss_en	wide_range_ en	multi_ph_resp			phase_los	ss_coarse_limit	
cnfg_ip_noise_window (R/W)	76	06	ip_noise_ window_en							
sts_current_phase (RO) [7:0]	77	00				current_	_phase[7:0]			
[15:8]	78	00				current_	phase[15:8]			
cnfg_phase_alarm_timeout (R/W)	79	32				i	timeout_value (in	two-second inter	vals)	
cnfg_sync_pulses (R/W)	7A	00	2k_8k_from_ DPLL2				8k_invert	8k_pulse	2k_invert	2k_pulse
cnfg_sync_phase (R/W)	7B	00	Indep_FrSync/ MFrSync	Sync_OC-N_ rates	Sync_phas	e_SYNC3	Sync_ph	nase_SYNC2	Sync_ph	ase_SYNC1
cnfg_sync_monitor (R/W)	7C	2B	ph_offset_ ramp		Sync_monitor_limi	•				
cnfg_interrupt (R/W)	7D	02						Interrupt GPO_en	Interrupt tristate_en	Interrupt int_polarity
cnfg_protection(R/W)	7E	85				protec	tion_value	•	•	•



FINAL

DATASHEET

Register Descriptions

Address (hex): 00

Register Name	chip_id		Description	(RO) 8 least sigi chip ID.	nificant bits of the	Default Value	0100 1101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip_id[7:0],	8 LSBs of Chip ID			
Bit No.	Description			Bit Value	Value Description	1	
[7:0]	<i>chip_id</i> Least significant	oyte of the 2-by	te device ID.	48 (hex)			

Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sig chip ID.	nificant bits of the	Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip_id[15:8],	8 MSBs of Chip ID)		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	<i>chip_id</i> Most significant	byte of the 2-byte	e device ID.	21 (hex)			

Register Name	chip_revision		Description	(RO) Silicon rev	ision of the device. I	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_r	evision[7:0]			
Bit No.	Description			Bit Value	Value Description		
[7:0]	chip_revision Silicon revision of	the device.		00(hex)			



FINAL

DATASHEET

Address (hex): 03

Register Name	test_register1		Description		containing various ot normally used).	Default Value	0001 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
phase_alarm	disable_180		resync_analog	Set to 0	8k Edge Polarity	Set to 0	Set to 0
Bit No.	Description			Bit Value	Value Description	n	
7	<i>phase_alarm (</i> ph Instantaneous re			0 1	DPLL1 reporting DPLL1 reporting		
6	disable_180 Normally the DPL	L will try to look	to the pearest	0	DPLL1 automatic	cally determines	frequency lock
	edge (±180°) for a new reference. that it is phase lo capture range re- to frequency and into frequency lock to seconds. Howeve phase shift of up	the first 2 secon If the DPLL does be be defer this to verts to ±360°, phase locking. cking mode may to a new reference, this may cause to 360° when the	nds when locking to s not determine time, then the which corresponds Forcing the DPLL reduce the time to e by up to two se an unnecessary	1	DPLL1 forced to	always frequency	y and phase lock.
5	Not used.			-	-		
4	resync_analog (a The analog outpu		e-synchronization)	0	Analog divider or seconds after po		during first 2
	synchronization r	nechanism to er	nsure phase lock at ut and the output.	1	Analog dividers a clocks divided do with equivalent fr Hence ensuring t	Iways synchronizown from the APL requency digital or that 6.48 MHz out out the DPLL of the DPLL of the the DPLL of the the DPLL of the the DPLL of the	even though only a
3	Set to 0 Test Control. Lea	ve unchanged o	r set to 0.	0	-		
2		ode is selected for ws the system to	or the current input b lock on either the put clock.	0 1	Lock to falling clo Lock to rising clo		
1	Set to 0 Test Control. Lea	ve unchanged o	r set to 0.	0	-		
0	Set to 0 Test Control. Lea	ve unchanged o	r set to 0.	0	-		

Address (hex): 04 test_register2 Do not use. Only z



FINAL

DATASHEET

Address (hex): 05

Register Name	sts_interrupts		Description	(R/W) Bits [7:0] status register.	of the interrupt	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		status_SEC2_ DIFF	status_SEC1_ DIFF	status_SEC2_ TTL	status_SEC1_ TTL		
Bit No.	Description			Bit Value	Value Description	n	
[7:6]	Not used.			-	-		
5	has become valid	ing that input SEC d (if it was invalid		0	invalid). Input SEC2 DIFF	has not changed has changed stat the interrupt to 0.	tus (valid/invalid).
4	become valid (if	ing that input SEC it was invalid), or		0	invalid). Input SEC1 DIFF	has not changed has changed stat the interrupt to 0.	tus (valid/invalid).
3	valid (if it was inv	ing that input SEC valid), or invalid (i	2 TTL has become f it was valid). iting a 1 to this bit.	0	invalid). Input SEC2 TTL I	nas not changed s nas changed statu the interrupt to 0.	us (valid/invalid).
2	valid (if it was in	ing that input SEC valid), or invalid (i	1 TTL has become f it was valid). iting a 1 to this bit.	0	invalid). Input SEC1 TTL I	nas not changed s nas changed statu the interrupt to 0.	us (valid/invalid).
[1:0]	Not used.			-	-		

Register Name	sts_interrupts		Description	(R/W) Bits [15: status register.	8] of the interrupt	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode	DPLL1_ main_ref_failed						status_SEC3
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode Interrupt indicating changed. Latched to this bit.			0 1	Operating mode	has not changed has changed. the interrupt to 0	



FINAL

DATASHEET

Address (hex): 06 (cont...)

Register Name	sts_interrupts		Description	(R/W) Bits [15: status register.	8] of the interrupt	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode	DPLL1_ main_ref_failed						status_SEC3
Bit No.	Description			Bit Value	Value Description	on	
6	DPLL1_main_ref_ Interrupt indicatir failed. This interru input cycles. This the input to becon generated in Free until reset by soft	ng that input to the upt will be raised is much quicker me invalid. This i e-run or Holdover	after 2 missing than waiting for nput is not modes. Latched	0 1	Input to DPLL1 i Input to DPLL1 i Writing 1 resets		
[5:1]	Not used.			-	-		
0	status_SEC3 Interrupt indicatir valid (if it was invi- Latched until rese	alid), or invalid (i		0 1	Input SEC3 has	not changed statu changed status (v the interrupt to 0	alid/invalid).

Register Name	sts_current_DPL [18:16]	L_frequency	Description	(RO) Bits [18:10 DPLL frequency	6] of the current /.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					Bits [18:16] of <i>sts_current_D</i>	PLL_frequency
Bit No.	Description			Bit Value	Value Descripti	on	
[7:3]	Not used.			-	-		
[2:0]	Bits [18:16] of st When Bit 4 (<i>DPLI</i> (<i>cnfg_registers_s</i> for DPLL1 is repo When this Bit 4 = reported.	L1_DPLL2_sele source_select) = orted.	ct) of Reg. 4B O the frequency	-	See register de sts_current_DF	scription of <i>PLL_frequency</i> at R	eg. OD.



Address (hex): 08

Register Name sts_interrupts			Description	(R/W) Bits [23: status register.	16] of the interrupt	Default Value	0001 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Sync_alarm_ int							
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Sync_alarm_int Interrupt indicatin monitor has hit its software writing a	alarm limit. Lat	cted Sync input tiched until reset by	0 1	Input Sync alarm Input Sync alarm Writing 1 resets	has occurred.	d.
[6:0]	Not used.			-	-		

Register Name	e sts_operating_mode Descri		Description	(RO) Current ope the device's inte machine.			0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		DPLL1_operating_mode		
Bit No.	Description			Bit Value	Value Descripti	on	
7	Sync_alarm Reports current interrupt status of the selected Sync input monitor.			0 1		nonitor not in aları nonitor in alarm co	



FINAL

DATASHEET

Address (hex): 09 (cont...)

Register Name	sts_operating_i	sts_operating_mode		sts_operating_mode		(RO) Current op the device's int machine.	perating state of ernal state	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1		Bit O		
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm		Dł	DPLL1_operating_mode			
Bit No.	Description			Bit Value	Value Description	on			
6 DPLL2_Lock Reports current phase lock does not have the same state as it does not support all to		he same state ma upport all the feat its state as locked	achine as DPLL1, ures of DPLL1. It d or unlocked.	O 1	DPLL2 not phas DPLL2 phase lo	e locked to SEC. cked to SEC.			
	The bit indicates that the DPLL2 is locked by monitoring the DPLL2 phase loss indicators, which potentially come from four sources. The four phase loss indicators are enabled by the same registers that enable them for the DPLL1, as follows: the fine phase loss detector enabled by Reg. 73 Bit 7, the coarse phase loss detector enabled by Reg. 74 Bit 7, the phase loss indication from no activity on the input enabled by Reg. 73 Bit 6 and phase loss from the DPLL being at its minimum or maximum frequency limits enabled by Reg. 4D Bit 7. For the DPLL2 lock indicator (at Reg. 09 Bit 6) the bit will latch an indication of phase lost from the coarse phase lock detector such that when an indication of phase lost (or not locked) is set it stays in that phase lost or not locked state (so Reg. 09 Bit 6 =0). For this bit to give a correct current reading of the								
	Reg. 74 Bit 7 = read (Reg. 09 Bit 6 detector should Reg. 74 Bit 7 = Once the bit is in it is always a count the coarse phase at any time any coarse phase Ic slips) then this lock bit (Reg. 0 dindicating that a requirement that	lit 6), then the coa l be re-enabled ag 1). ndicating "locked" rrect indication ar	2 locked bit can be arse phase loss ain (set (Reg. 09 Bit 6=1), and no change to nable is required. If that trigger the himonitors cycle ched so that the and stay low, curred. It is then a se loss detector's						



FINAL

DATASHEET

Address (hex): 09 (cont...)

Register Name	sts_operating_r	sts_operating_mode Description			erating state of ernal state	Default Value	0000 0001			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	it 2 Bit 1 Bit				
Sync_alarm	DPLL2_Lock	DPLL1_freq_ soft_alarm	DPLL2_freq_ soft_alarm			mode				
Bit No.	Description			Bit Value	Value Descripti	on				
5	"soft" alarm lim to which it will tr "soft" limit is the tracking a refere	ogrammable frequ it. The frequency l	imit is the extent efore limiting. The lich the DPLL alarm. This bit	0	DPLL1 tracking its reference within the limits of programmed "soft" alarm. DPLL1 tracking its reference beyond the limits of the programmed "soft" alarm.					
4	DPLL2_freq_soft_alarm DPLL2 has a programmable frequency limit and "soft" alarm limit. The frequency limit is the extent to which it will track a reference before limiting. The "soft" limit is the point beyond which the DPLL tracking a reference will cause an alarm. This bit reports the status of the "soft" alarm.			0	programmed "s	soft" alarm. its reference beyo	in the limits of the ond the limits of			
3	Not used.			-	-					
[2:0]		ng_mode d to report the sta hine controlling Di		000 001 010 011 100 101 110	Not used. Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.					



FINAL

DATASHEET

Register Name	sts_priority_table		Description	(RO) Bits [7:0] or priority table.	f the validated	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 0		
	Highest priority va	lidated source		Currently selected source				
Bit No.					Value Description			
[7:4]	Highest priority val. Reports the input of priority validated so	hannel number	of the highest	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001	No valid source available. Not used. Not used. Input SEC1 TTL is the highest priority valid source Input SEC2 TTL is the highest priority valid source Input SEC1 DIFF is the highest priority valid source Input SEC2 DIFF is the highest priority valid sour Input SEC2 DIFF is the highest priority valid sour Not used. Not used. Input SEC3 is the highest priority valid source. Not used.			
[3:0]	Currently selected Reports the input of selected source. Wis not necessarily the validated source.	hannel number hen in Non-reve	ertive mode, this	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001	Input SEC2 TTL Input SEC1 DIF Input SEC2 DIF Not used. Not used.	ently selected. is the currently se is the currently se F is the currently s F is the currently s he currently select	elected source. selected source. selected source.	



FINAL

DATASHEET

Register Name	sts_priority_table		Description	(RO) Bits [15:8] priority table.	of the validated	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	3 rd highest priority	validated sourc	е	2 nd highest priority validated source				
Bit No.	Description			Bit Value	Value Descripti	on		
[7:4]	3 rd highest priorit			0000		id sources availabl	e.	
I	Reports the input		of the 3 rd highest	0001	Not used.			
1	priority validated s	source.		0010	Not used.	rd		
I				0011		is the 3 rd highest p	oriority valid	
				0100	Source.	is the 3 rd highest p	ariarity valid	
				0100	source.	is the 5 mighest p	oriority valid	
				0101		F is the 3 rd highest	priority valid	
				0101	source.	i is the o inghest	priority valid	
				0110		F is the 3 rd highest	priority valid	
					source.	3	. ,	
				0111	Not used.			
				1000	Not used.	rd		
				1001		ne 3 rd highest prior	ity valid source.	
				1010-1111	Not used.			
[3:0]	2 nd highest priorit	ty validated		0000	Less than 2 val	id sources available	e.	
	Reports the input	channel number	r of the 2 nd	0001	Not used.			
	highest priority va	lidated source.		0010	Not used.			
				0011	•	is the 2 nd highest	priority valid	
					source.	and		
				0100	•	is the 2 nd highest	priority valid	
				0101	SOURCE.	F is the 2 nd highest	t priority valid	
				0101	source.	r is the 2 mighes	i priority valid	
				0110		F is the 2 nd highest	t priority valid	
				3113	source.			
				0111	Not used.			
				1000	Not used.			
				1001		ne 2 nd highest prio	rity valid source.	
				1010-1111	Not used.			



Address (hex): OC

Register Name	sts_current_DPL [7:0]	L_frequency	Description	(RO) Bits [7:0] of frequency.	of the current DPLL	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		I	Bits [7:0] of <i>sts_cu</i>	rrent_DPLL_frequ	iency		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	Bits [7:0] of sts_ *When Bit 4 (DF (cnfg_registers_ for DPLL1 is repo When this Bit 4 = reported.	PLL1_DPLL2_sel source_select) = orted.	ect) of Reg. 4B 0 the frequency	-	See register des sts_current_DPL	cription of <i>L_frequency</i> at R	Reg. OD.

Register Name	sts_current_DPL [15:8]	L_frequency	Description	(RO) Bits [15:8] DPLL frequency] of the current y.	Default Value 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1		
		Bit	s [15:8] of <i>sts_cu</i> .	rrent_DPLL_freq	uency			
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	Bits [15:8] of <i>sts</i> . The value in this in Reg. OC and Refrequency offset when Bit 4 (<i>DPa (cnfg_registers_s</i> for DPLL1 is repowhen this Bit 4 = reported.	register is combineg. 07 to represe of the DPLL. LL1_DPLL2_selectorce_select) = 0 rted.	ned with the value nt the current ct) of Reg. 4B O the frequency		respect to the cin Reg. 07, Reg. concatenated. signed integer. 0.0003068 de with respect to crystal calibrat cnfg_nominal_value is actuall can be viewed rate of change Bit 3 of Reg. 31		complement ed by e in ppm offset allowing for any performed, via C and 3D. The I path value so it quency, where the PLL bandwidth. If value will freeze if	



Address (hex): OE

Register Name	sts_sources_valid Descripti			(RO) 8 least sig sts_sources_va	nificant bits of the alid register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		
5	SEC2 DIFF Bit indicating if S if it has no outst		d. The input is valid	0 1	Input SEC2 DIFF Input SEC2 DIFF		
4	SEC1 DIFF Bit indicating if S if it has no outst		d. The input is valid	0 1	Input SEC1 DIFF Input SEC1 DIFF		
3	SEC2 TTL Bit indicating if S it has no outstar		The input is valid if	0 1	Input SEC2 TTL is Input SEC2 TTL is		
2	SEC1 TTL Bit indicating if S it has no outstar		The input is valid if	0 1	Input SEC1 TTL is		
[1:0]	Not used.			-	-		

Register Name	sts_sources_valid		Description	(R0) 8 most sig sts_sources_va	nificant bits of the alid register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
							SEC3
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:1]	Not used.			-	-		
0	SEC3 Bit indicating if SEC3 has no outstanding a		e input is valid if it	0 1	Input SEC3 is inv Input SEC3 is val		



Address (hex): 11

Register Name	Pr Name sts_reference_sources Description SEC1 & SEC2 TTL		(RO except for Reports any ala inputs.	test when R/W) arms active on	Default Value	0010 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Reg. 11: Status	s of SEC2 TTL Input			Reg. 11: Status	of SEC1 TTL Input
		Reg. 12: Status Input	s of SEC2 DIFF			Reg. 12: Status Input	s of SEC1 DIFF
						Reg. 14: Status	s of SEC3 Input
Bit No.	Description			Bit Value	Value Descripti	on	
[7:6] & [3:2]	Not Used			-	-		
5 & 1	Input Activity A Alarm indicatio	<i>larm</i> n from the activity	monitors.	0 1	No alarm. Input has an ac	tive "no activity" a	ılarm.
4 & 0		nnot indicate that in nt source within 10		0 1	No alarm. Phase lock alar	m.	

Address (hex): 12 As Reg. 11, but for sts_reference_sources, Inputs: SEC1 & SEC2 DIFF

Address (hex): 14 As Reg. 11, but for sts_reference_sources, Input: SEC3

Register Name	cnfg_ref_selection_priority Description SEC1 & SEC2 TTL		(R/W) Configure priority of input and SEC2 TTL.	es the relative sources SEC1 TTL	Default Value	0011 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	programmed_p	riority_SEC2 TT	L	programmed_priority_SEC1 TTL				
Bit No.	Description			Bit Value	Value Descriptio	n		
[7:4]		epresents the r The smaller the disables the inp ity of this input	elative priority of number, the higher out. s set to >0, the	0000 0001-1111	Input SEC2 TTL (Input SEC2 TTL p		utomatic selection.	



Address (hex): 19 (cont...)

Register Name	cnfg_ref_selection_priority Description SEC1 & SEC2 TTL		(R/W) Configure priority of input and SEC2 TTL.	es the relative sources SEC1 TTL	Default Value	0011 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	programmed_priority_SEC2 TTL			programmed_priority_SEC1 TTL				
Bit No.	Description			Bit Value	Value Descripti	on		
[3:0]		represents the r The smaller the disables the in ity of this input	elative priority of number, the higher out. is set to >0, the	0000 0001-1111	Input SEC1 TTL Input SEC1 TTL		utomatic selection.	

Register Name	cnfg_ref_selection SEC1 & SEC2 DI		Description	(R/W) Configures the relative priority of input sources SEC1 DIFF and SEC2 DIFF.		Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	programmed_pi	riority_SEC2 DII	FF	programmed_priority_SEC1 DIFF					
Bit No.	Description			Bit Value	Value Descript	ion			
[7:4]	programmed_pro This 4-bit value r input SEC2 DIFF. higher the priorit *When the priori priority of SEC2 T	epresents the r . The smaller th y; zero disables ity of this input	elative priority of e number, the the input. is set to >0, the	0000 0001-1111	Input SEC2 DIFF unavailable for automatic selection. Input SEC2 DIFF priority value.				
[3:0]	programmed_	epresents the r . The smaller th y; zero disables ity of this input	elative priority of e number, the the input. is set to >0, the	0000 0001-1111	selection.	FF unavailable for a	automatic		



Address (hex): 1C

Register Name	cnfg_ref_selection_priority		(R/W) Configures the relative priority of input source SEC3.		Default Value	0000 0100			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
				programmed_priority_SEC3					
Bit No.	Description			Bit Value	Value Descrip	tion			
[7:4]	Not used.			-	-				
[3:0]		represents the r smaller the nur	elative priority of nber, the higher the	0000 0001-1111	Input SEC3 un Input SEC3 pri	available for autom ority value.	natic selection.		

Register Name	cnfg_ref_source_frequency Description <input/> For Reg. 22, <input/> = SEC1 TTL			(R/W) Configur frequency and for input <inpu< th=""><th>input monitoring</th><th>Default Value</th><th>SEC1 TTL= 0000 0000</th></inpu<>	input monitoring	Default Value	SEC1 TTL= 0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
divn_ <input/>	lock8k_ <input/>	k8k_ <input/> Bucket_id_ <input/>			reference_source	e_frequency_ <inpu< td=""><td>ut></td></inpu<>	ut>	
Bit No.	Description			Bit Value	Value Description	on		
7	divn_ <input/> This bit selects wh divided in the property being input to the Reg. 46 and Reg.	grammable pre-d DPLL and frequ	divider prior to ency monitor- see	0	Input <input/> fed directly to DPLL and monitor. Input <input/> fed to DPLL and monitor via pre-divider.			
6	lock8k_ <input/> This bit selects whether or not input SEC1 TTL is divided in the preset pre-divider prior to being input to the DPLL. This results in the DPLL locking to the reference after it has been divided to 8 kHz. This bit is ignored when divn_ <input/> is set (bit =1).			0	Input <input/> fed directly to DPLL. Input <input/> fed to DPLL via preset pre-divid			
[5:4]	Bucket_id_ <input/> Every input has its own Leaky Bucket used for activity monitoring. There are four possible configurations for each Leaky Bucket- see Reg. 50 to Reg. 5F. This 2-bit field selects the configuration used for input <input/> .			00 01 10 11	Input <input/> activity monitor uses Leaky Configuration 0. Input <input/> activity monitor uses Leaky Configuration 1. Input <input/> activity monitor uses Leaky Configuration 2. Input <input/> activity monitor uses Leaky Configuration 3.		es Leaky Bucket	



FINAL

DATASHEET

Address (hex): 22 (cont...)

Register Name	cnfg_ref_source_frequency Description <input/> For Reg. 22, <input/> = SEC1 TTL		(R/W) Configuration frequency and for input <input< th=""><th>input monitoring</th><th>Default Value</th><th>SEC1 TTL= 0000 0000</th></input<>	input monitoring	Default Value	SEC1 TTL= 0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
divn_ <input/>	lock8k_ <input/>	Bucket <u></u>	_id_ <input/>		reference_source	e_frequency_ <inpu< td=""><td>ut></td></inpu<>	ut>
Bit No.	Description			Bit Value	Value Descripti	on	
[3:0]	reference_source Programs the free input <input/> . If a should be set to 0	quency of the Sl divn_ <input/> is		0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010	8 kHz. 1544/2048 kH in Reg. 34). 6.48 MHz. 19.44 MHz. 25.92 MHz. 38.88 MHz. 51.84 MHz. 77.76 MHz. 155.52 MHz. 2 kHz. 4 kHz. Not used.	z (dependant on E	Bit 2 (<i>ip_sonsdhb</i>)

Address (hex): 23	Use description for Reg. 22, but use <input/> =	SEC2 TTL	Default = 0000 0000
Address (hex): 24	Use description for Reg. 22, but use <input/> =	SEC1 DIFF	Default = 0000 0011
Address (hex): 25	Use description for Reg. 22, but use <input/> =	SEC2 DIFF	Default = 0000 0011
Address (hex): 28	Use description for Reg. 22, but use <input/> =	SEC3	Default = 0000 0011

Register Name	cnfg_operating_mode		Description	(R/W) Register to force the state of DPLL1 controlling state machine.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					DPLL1_operating_mode		
Bit No.	Description			Bit Value	Value Description	on	
[7:3]	Not used.			-	-		



Address (hex): 32 (cont...)

Register Name	egister Name cnfg_operating_mode		Description	(R/W) Register to force the state of DPLL1 controlling state machine.		Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
					DPLL1_operating_mode				
Bit No.	Description			Bit Value	Value Description	n			
[2:0]	DPLL1_operating	g_mode		000	Automatic (intern	nal state machine	e controlled).		
			ate of the internal	001	Free Run.				
		nine controlling DI		010	Holdover.				
		llow the finite sta		011	Not used.				
		y other value will		100	Locked.				
		into that state. (101	Pre-locked2.				
		ing the state mac		110	Pre-locked.				
		nal monitoring fur		111	Phase Lost.				
		al state machine, ble for all monitor							
		ed to achieve the							
	functionality.	o to acmeve the	ucsircu						
	ranctionality.								

Register Name	force_select_refe	erence_source	Description	(R/W) Register used to force the Default Value 0000 1111 selection of a particular SEC for DPLL1.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					forced_sele	ect_SEC_input			
Bit No.	Description			Bit Value	Value Description	on			
[7:4]	Not used.			-	-				
[3:0]	DPLL1. Value of automatic control using this mechal functions assume the device is not progress to state input fails, the del Holdover, as it is source. The effect the priority of the ensure selection reference under	ec_input ng the SEC to be so the second hex will leave the of mechanism with anism will bypass a sing the selected in state "Locked" to locked in the usue evice will not chan not allowed to discard to fithis register is a selected input to of the programmal circumstances and (Reg. 34 bit 0 second input to second inp	e selection to the nin the device. all the monitoring nput to be valid. If then it will hal manner. If the age state to squalify the simply to raise o "1" (highest). To ded input, revertive mode	0011 0100 0101 0110 0111 1000 1001	Not used. Not used. DPLL1 forced to Not used. Not used.	select input SEC select input SEC select input SEC select input SEC select input SEC	1 TTL. 2 TTL. 1 DIFF. 2 DIFF.		



FINAL

DATASHEET

Register Name	cnfg_input_mod	e	Description	(R/W) Register input modes of	controlling various the device.	Default Value	1100 1010*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
auto_extsync_ en	phalarm_time- out	XO_edge		extsync_en	ip_sonsdhb		reversion_mode	
Bit No.	Description			Bit Value	Value Description	n		
7	auto_extsync_er Bit to automatica input following a	ally disable the ex	ternal Frame Sync	0	External Frame Sync enabled/disabled according extsync_en. External Frame Sync enabled if extsync_en = 1 ur a source switch. After this it is only re-enabled by writing "1" to extsync_en again.			
6	alarms. When er	automatic timeou abled, any sourc	ut facility on phase e with a phase n cancelled after	0	Phase alarms on sources only cancelled by software. Phase alarms on sources automatically time out.			
5	XO_edge If the 12.800 MHz oscillator module connected to REFCLK has one edge faster than the other, then for jitter performance reasons, the faster edge should be selected. This bit allows either the rising edge or the falling edge to be selected.			0	Device uses the rising edge of the external oscillator. Device uses the falling edge of the external oscillator.			
4	Not used.			-	-			
3	Not used. extsync_en Bit to select whether or not DPLL1 will look for a reference Sync pulse on the SYNC1/2/3 input pins. Even though this bit may enable the external Sync reference, it may be disabled according to auto_extsync_en.			0	No External Frame Sync signal on selected Sync input- <i>SYNC1/2/3</i> pins ignored. External Sync derived from selected Sync input- <i>SYNC1/2/3</i> pin- according to <i>auto_extsync_en</i> .			
2	ip_sonsdhb Bit to configure input frequencies to be either SONET or SDH derived. This applies only to selections of 0001 (bin) in the cnfg_ref_source_frequency registers when the input frequency is either 1544 kHz or 2048 kHz. *The default value of this bit is taken from the value of the SONSDHB pin at power-up.			0	SDH- inputs set to 0001 expected to be 2048 k SONET- inputs set to 0001 expected to be 1544 kHz.			
1	Not used.			-	-			
0	Not used. reversion_mode Bit to select Revertive/Non-revertive mode. When in Non-revertive mode, the device will not automatically switch to a higher priority source, unless the current source fails. When in Revertive mode the device will always select the highest priority source.			0	Non-revertive mo Revertive mode.	de.		



Address (hex): 35

Register Name	cnfg_DPLL2_path		Description	(R/W) Register to configure the feedback mode of DPLL2.		Default Value	1010 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	DPLL2_dig_ feedback						
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
6	DPLL2_dig_feedback Bit to select digital feedback mode for DPLL2.			0 1		g feedback mode. feedback mode.	
[5:0]	Not used.			-	-		

Register Name	cnfg_differential	enfg_differential_inputs Description		` '	(R/W) Configures the differential inputs to be PECL or LVDS type inputs.		0000 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						SEC2_DIFF_ PECL	SEC1_DIFF_ PECL
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
1	SEC2_DIFF_PECL Configures the SEC2 DIFF input to be compatible with either 3 V LVDS or 3 V PECL electrical levels.			0 1		LVDS compatible PECL compatible	
0	SEC1_DIFF_PECL Configures the SEC1 DIFF input to be compatible with either 3 V LVDS or 3 V PECL electrical levels.			0 1		LVDS compatible PECL compatible	



Address (hex): 38

Register Name	cnfg_dig_outputs_sonsdh Description		Configures <i>Digital1</i> and <i>Digital2</i> output frequencies to be SONET or SDH compatible frequencies.			0000 0100*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	dig2_sonsdh	dig1_sonsdh					
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
6	dig2_sonsdh Selects whether the frequencies generated by the Digital2 frequency generator are SONET derived or SDH. *Default value of this bit is set by the SONSDHB pin at power-up.			1 0	12,352 kHz.		44/3,088/6,176/ 48/4,096/8,192/
5	dig1_sonsdh Selects whether the frequencies generated by the Digital1 frequency generator are SONET derived or SDH. *Default value of this bit is set by the SONSDHB pin at power-up.			1 0	12,352 kHz.		44/3,088/6,176/ 48/4,096/8,192/
[4:0]	Not used.			-	-		

Register Name	cnfg_digtial_freq	uencies	Description	(R/W) Configures the actual Default Value 000 frequencies of <i>Digital1</i> & <i>Digital2</i> .				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
digital2_frequency digital1_frequency								
Bit No.	Description			Bit Value	Value Descripti	on		
[7:6]	digital2_frequen	су		00	Digital2 set to 1,544 kHz or 2,048 kH			
	•	, , ,	al2. Whether this is	01	•	3,088 kHz or 4,09		
	SONET or SDH ba	ased is configure	d by Bit 6	10	Digital2 set to 6	5,176 kHz or 8,19	2 kHz.	
	(<i>dig2_sonsdh</i>) of	Reg. 38.		11	Digital2 set to 1	12,353 kHz or 16,	384 kHz.	
[5:4]	digital1_frequen	су		00	Digital1 set to 1	1,544 kHz or 2,04	8 kHz.	
	Configures the fre	equency of <i>Digita</i>	a/1. Whether this is	01	Digital1 set to 3	3,088 kHz or 4,09	6 kHz.	
	SONET or SDH ba	ased is configure	d by Bit 5	10	Digital1 set to 6	5,176 kHz or 8,19	2 kHz.	
	(<i>dig1_sonsdh</i>) of	Reg. 38.		11	Digital1 set to 1	12,353 kHz or 16,	384 kHz.	
[3:0]	Not used.							



Address (hex): 3A

Register Name cnfg_differential_output		Description	compatibility of	R/W) Configures the electrical compatibility of the differential butput driver to be 3 V PECL or 3 V LVDS.		1100 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						Output 01	_LVDS_PECL
Bit No.	Description			Bit Value	Value Descripti	on	
[7:2]	Not used.			-	-		
[1:0]	Output O1_LVDS_PECL Selection of the electrical compatibility of Output O1 between 3 V PECL and 3 V LVDS.		00 01 10 11		bled. PECL compatible. LVDS compatible.		

Register Name	cnfg_auto_bw_sel		Description	(R/W) Register to select automatic BW selection for DPLL1 path.		Default Value	1001 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
auto_BW_sel				DPLL1_lim_int			
Bit No.	Description			Bit Value	Value Descriptio	n	
7	auto_BW_sel Bit to select locked b acquisition bandwidt	•	•	1	Automatically se bandwidth as ap Always selects lo		d or acquisition
[6:4]	Not used.	ir (itog. 07) i	0. 2. 22.	-	-	oned bandwatt.	
3	DPLL1_lim_int When set to 1 the int limited or frozen whe max. frequency. This subsequent overshoo Note that when this f frequency value, via a OD and O7) is also fro	n DPLL1 read can be used of when the I nappens, the current_DPL	ches either min. or to minimise DPLL is pulling in. reported	1 0	DPLL value frozen.	en.	
[2:0]	Not used.			-	-		



Address (hex): 3C

Register Name	cnfg_nominal_frequency [7:0]		Description	used to calibra	(R/W) Bits [7:0] of the register used to calibrate the crystal oscillator used to clock the device.		1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			cnfg_nominal_f	requency_value[7.	:0]		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	cnfg_nominal_frequency_value[7:0].		-		scription of Reg. 3 _frequency_value[

Register Name	cnfg_nominal_fre [15:8]	equency	Description	(R/W) Bits [15:8] of the register used to calibrate the crystal oscillator used to clock the device.		Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			cnfg_nominal_fr	equency_value[15	5:8]		
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	cnfg_nominal_free This register is us (cnfg_nominal_free offset the frequent +514 ppm and — represents 0 ppm This value is an use The value in Reg. offset the frequent the value reporte sts_current_DPL will also affect the frequency offset	sed in conjunction requency_value[7 ncy of the crystal 771 ppm. The den offset from 12.8 unsigned integer. 3C/3D is used work yalue used in the value program d in the L_frequency (Reger value program of the value of the value program of the value of the va	with Reg. 3C (201) to be able to oscillator by up to fault value 300 MHz. within the DPLL to the DPLL only. Inmed will affect		oscillator freque Reg. 3D need to unsigned intege 0.0196229 dec calculate the ab	ram the ppm offse ency, the value in l o be concatenated er. The value multi c will give the value osolute value, the ds to be subtracte	Reg. 3C and I. This value is an plied by e in ppm. To default 39321



Address (hex): 41

Register Name	cnfg_DPLL_freq_limit [7:0]		Description	escription (R/W) Bits [7:0] of the DP frequency limit register.		Default Value	0111 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			Bits[7:0] of <i>cnf</i>	g_DPLL_freq_lim	it		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	Bits [7:0] of cnfg_L This register define to which either the source before limit range of the DPLLs determined by the when compared to oscillator clocking calibrated using cr and 3D, then this co into account. The E offset of the DPLL of oscillator frequence	es the extent of DPLL1 or DPLL ing. i.e. it repress. The offset of the offset of the offset of the device. If the hig_nominal_free calibration is au DPLL frequency when compared	frequency offset .2 will track a sents the pull-in the device is et of the DPLL e external crystal e oscillator is equency Reg. 3C tomatically taken limit limits the		Bits [1:0] of Re to be concater and represent:	culate the frequences. 42 and Bits [7:0] ated. This value is a limit <i>both</i> positive multiplied by 0.07	o) of Reg. 41 need a unsigned integer and negative in

Register Name	cnfg_DPLL_freq_limit [9:8]		Description	(R/W) Bits [9:8] of the DPLL frequency limit register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						Bits [9:8] of <i>cnt</i>	fg_DPLL_freq_limit
Bit No.	Description			Bit Value	Value Description	n	
[7:2]	Not used.			-	-		
[1:0]	Bits [9:8] of <i>cnfg_</i>	DPLL_freq_limit.		-	See Reg. 41 (cn	fg_DPLL_freq_lim	nit) for details.



Address (hex): 43

Register Name	e cnfg_interrupt_mask Description [7:0]		(R/W) Bits [7:0] mask register.	of the interrupt	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bi			
		SEC2 DIFF	SEC1 DIFF	SEC2 TTL	SEC1 TTL	Set to 0	Set to 0	
Bit No.	Description			Bit Value	Value Description	on		
[7:6]	Not used.			-	-			
5	SEC2 DIFF Mask bit for inpu	ut SEC2 DIFF inte	errupt.	0 1	Input SEC2 DIFF cannot generate interrupts. Input SEC2 DIFF can generate interrupts.			
4	SEC1 DIFF Mask bit for inpu	ut SEC1 DIFF inte	errupt.	0 1	•	cannot generate can generate inte	•	
3	SEC2 TTL Mask bit for input SEC2 TTL interrupt.			0 1	Input SEC2 TTL cannot generate interrupts. Input SEC2 TTL can generate interrupts.			
2	SEC1 TTL Mask bit for input SEC1 TTL interrupt.			0 1	Input SEC1 TTL cannot generate interrupts. Input SEC1 TTL can generate interrupts.			
[1:0]	Set to 0.			0	Set to 0.			

Register Name	e cnfg_interrupt_mask Descriptio [15:8]		Description	(R/W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode	main_ref_failed				Set to 0		SEC3
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode Mask bit for operating_mode interrupt.			0 1	Operating mode cannot generate interrupts. Operating mode can generate interrupts.		
6	main_ref_failed Mask bit for main_re	ef_failed inter	rupt.	0 1		failure cannot ger failure can genera	
[5:3]	Not used.			-	-		
2	Set to 0.			0	Set to 0.		
1	Not used.			-	-		
0	SEC3 Mask bit for input SE	C3 interrupt.		0 1		not generate inter generate interrup	



Address (hex): 45

Register Name	cnfg_interrupt_mask [23:16]		Description	(R/W) Bits [23:16] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Sync_ip_alarm							
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Sync_ip_alarm Mask bit for Sync_ip_	<i>alarm</i> interrupt	t.	0 1	The external Syn The external Syn		enerate interrupts. rate interrupts.
[6:0]	Not used.			-	-		

Address (hex): 46

Register Name	cnfg_freq_divn [7:0].		Description	(R/W) Bits [7:0] of the division factor for inputs using the DivN feature.		Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		divr	n_ <i>value [7:0]</i> (div	ide Input frequenc	cy by n)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	divn_value[7:0].			-	See Reg. 47 (<i>cr</i>	nfg_freq_divn {13:	8]) for details.

Register Name	cnfg_freq_divn [13:8]		Description		8] of the division s using the DivN	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			div	n_ <i>value [13:8]</i> (div	vide input frequenc	cy by n)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:6]	Not used.			-	-		



Address (hex): 47 (cont...)

Register Name	cnfg_freq_divn [13:8]		Description		8] of the division s using the DivN	Default Value	0011 1111
Bit 7	Bit 7 Bit 6		Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			divi	n_ <i>value [13:8]</i> (div	vide input frequenc	cy by n)	
Bit No.	Description			Bit Value	Value Descripti		
[5:0]	divn_value[13:8] This register, in co (cnfg_freq_divn) r which to divide in The DivN feature maximum of 100 value that should hex (12499 dec). result in unreliable	onjunction with Frepresents the in puts that use the supports input fr MHz; therefore, be written to thi Use of higher Di	nteger value by e DivN pre-divider requencies up to a the maximum s register is 30D3	ì		ency will be divide s 1. i.e. to divide b	

Register Name	cnfg_monitors		Description	(R/W) Configuration register controlling several input monitoring and switching options.		Default Value	0000 0100*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en		
Bit No.	Description			Bit Value	Value Description	n	
7	Not used.			-	-		
6	los_flag_on_TDO Bit to select whether the main_ref_fail interrupt from DPLL1 is flagged on the TDO pin. If enabled this will not strictly conform to the IEEE 1149.1 JTAG standard for the function of the TDO pin. When enabled the TDO pin will simply mimic the state of the main_ref_fail interrupt status bit.			0	TDO pin used to main_ref_fail int	DO complies with indicate the state errupt status. Thi are indication of a	e of the s allows a system
5	mode, the device	h a-fast switching m e will disqualify a l ects a few missino	ocked-to source	0	Bucket or freque	ency monitors. ed source disqual	qualified by Leaky ified after less



FINAL

DATASHEET

Address (hex): 48 (cont...)

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and		Default Value	0000 0100*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en		
Bit No.	Description			Bit Value	Value Descripti	on	
4	to lock to a pair of priority of input SSRCSW pin is High to input SEC1 TT on that input. If the SEC1 TTL is zero input SEC1 DIFF of input SEC2 TT SRCSW pin is Lot to input SEC2 TT on that input. If the SEC2 TTL is zero input SEC2 DIFF	ng mode, the devor sources. If the SEC1 TTL is non-zigh, the device with regardless of the programmed	rice is only allowed programmed tero, then when the ll be forced to lock he signal present priority of input orced to lock to rogrammed priority en when the ll be forced to lock he signal present priority of input orced to lock to dependent on the	0 1	Normal operation mode. External source switching mode enabled. Operat mode of the device is always forced to be "locke when in this mode.		
3	there have been input-output phat unknown. If Phat then it can be froinput-output phat further Phase Budisabling Phase	ase Build-out has some source swase relationship of se Build-out is no ozen. This will ma ase relationship, uild-out events to Build-out could of	been enabled and vitches, then the of DPLL1 is o longer required, aintain the current	0 1	Phase Build-out Phase Build-out events will occu	frozen, no furthe	r Phase Build-out
2	triggered every t	enabled a Phase ime DPLL1 selec	e Build-out event is	0	degrees phase.	not enabled. DPL	
1	Not used.			-	-		



Address (hex): 4B

Register Name	cnfg_registers_s	ource_select	Description	(R/W) Register source of many	to select the y of the registers.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			DPLL1_DPLL2_ select				
Bit No.	Description			Bit Value	Value Descripti	on	
[7:5]	Not used.			-	-		
4	DPLL1_DPLL2_s Bit to select betw associated with I registers.	veen many of the		0 1	DPLL1 registers DPLL2 registers		
[3:0]	Not used.			-	-		

Register Name	cnfg_freq_lim_p.	Description	(R/W) Register phase lost indic hits its hard fre	cation when DPLL	Default Value	1000 1110	
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O
freq_lim_ph_ loss							
Bit No.	Description			Bit Value	Value Description	on	
7	Reg. 41 and Reg results in the DP	e phase lost indication of the phase lost indications of the phase	cation when the t as programmed in L_freq_limit). This bhase lost state any nt of its hard limit.			ed determined no d when DPLL trac	
[6:0]	Not used.			-	-		



Address (hex): 50

Register Name	cnfg_upper_thre	eshold_0	Description	activity alarm s	to program the setting limit for Configuration O.	Default Value	0000 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	ирр	er_threshold_0_	value (Activity alar	m, Config. O, Leak	ky Bucket - set thre	eshold)			
Bit No.	Description			Bit Value	e Value Description				
[7:0]	by 1, and for eac programmed in I which this does decremented by When the accum	et operates on a detects that an detects that an den erratic, then for standard the accumulation of 1, 2, Reg. 53 (cnfg_denot occur, the accumulator count reatthe upper_thres.	input has either or each cycle in or is incremented 4, or 8 cycles, as ecay_rate_0, in cumulator is ches the value hold_0_value, the	-	Value at which inactivity alarm	the Leaky Bucket i.	will raise an		

Register Name	cnfg_lower_thres	shold_0	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	lower	_threshold_0_va	alue (Activity alarm	ı, Config. O, Leaky	Bucket - reset thro	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_ The Leaky Bucke during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	or toperates on a 1 detects that an in a reratic, then for s, the accumulate h period of 1, 2, 4 deg. 53 (<i>cnfg_de</i> not occur, the accut.	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in cumulator is	-	Value at which inactivity alarm.	the Leaky Bucket	will reset an
	The <i>lower_thresh</i> the Leaky Bucket		ne value at which ctivity alarm.				



Address (hex): 52

Register Name	cnfg_bucket_size	e_0	Description	maximum size	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 0.		0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		bucket_size_0	<i>value</i> (Activity al	arm, Config. 0, Le	eaky Bucket - size)		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by	et operates on a 1 detects that an ir detects that an ir en erratic, then for s, the accumulate the period of 1, 2, 4 Reg. 53 (<i>cnfg_dec</i> not occur, the accume Bucket cannot	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_0, in	-		the Leaky Bucket veven with further in	

Register Name	cnfg_decay_rate_C)	Description	(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 0.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	<i>O_value</i> (Activity O, Leaky Bucket - k rate)
Bit No.	Bit No. Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_O_value The Leaky Bucket of during a cycle, it de failed or has been of which this occurs, t by 1, and for each p programmed in this occur, the accumul The Leaky Bucket of "decay" at the sam effectively at one has the fill rate.	operates on a 1 stects that an interratic, then for the accumulato period of 1, 2, 4 s register, in whator is decrementan be programe as the "f	aput has either each cycle in or is incremented 4, or 8 cycles, as nich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 1,02	ms. ms.



Address (hex): 54

Register Name	cnfg_upper_thre	eshold_1	Description	activity alarm s	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 1.		0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	ирр	er_threshold_1_ı	value (Activity alar	m, Config. 1, Leak	ky Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occur by 1, and for eac programmed in l	et operates on a detects that an identification et a cumulate et accumulate et period of 1, 2, Reg. 57 (<i>cnfg_de</i> not occur, the accumulate et	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in	-	Value at which inactivity alarm	the Leaky Bucket	will raise an
l	programmed as	nulator count read the <i>upper_thresh</i> ises an input inac	hold_1_value, the				

Register Name	cnfg_lower_thres	shold_1	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 1.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	lower	r_threshold_1_va	<i>lue</i> (Activity alarm	, Config. 1, Leaky	Bucket - reset thro	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_ The Leaky Buckeduring a cycle, it failed or has bee which this occurs by 1, and for eac programmed in Find which this does redecremented by The lower thresh	or to operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 deg. 57 (cnfg_decort occur, the accumulation)	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in cumulator is	-	Value at which inactivity alarm.	the Leaky Bucket	will reset an



Address (hex): 56

Register Name	cnfg_bucket_size_1		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 1.		Default Value	0000 1000					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O					
	bucket_size_1_value (Activity alarm, Config. 1, Leaky Bucket - size)											
Bit No.	Description			Bit Value	Value Descript	ion						
[7:0]	bucket_size_1_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 (cnfg_decay_rate_1), in which this does not occur, the accumulator is decremented by 1. The number in the Bucket cannot exceed the value programmed into this register.			-		the Leaky Bucket veven with further in						

Register Name	Register Name cnfg_decay_rate_1		Description	(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 1.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	<i>1_value</i> (Activity 1, Leaky Bucket - k rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_1_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in this register, in which this does not occur, the accumulator is decremented by 1. The Leaky Bucket can be programmed to "leak" or "decay" at the same rate as the "fill" cycle, or effectively at one half, one quarter, or one eighth of the fill rate.			00 01 10 11	Bucket decay ra Bucket decay ra	te of 1 every 128 te of 1 every 256 te of 1 every 512 te of 1 every 1,02	ms. ms.



Address (hex): 58

Register Name	cnfg_upper_thre	eshold_2	Description	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 2.		Default Value	0000 0110
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	ирр	er_threshold_2_\	value (Activity alar	m, Config. 2, Leak	ky Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occur by 1, and for eac programmed in I	et operates on a 1 detects that an in en erratic, then for s, the accumulate ch period of 1, 2, Reg. 5B (<i>cnfg_dec</i> not occur, the accumulate choccur, the accumulate choccur, the accumulate choccur, the accumulate choccur.	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_2), in	-	Value at which inactivity alarm	the Leaky Bucket	will raise an
	programmed as	nulator count read the <i>upper_thresh</i> ises an input inac	nold_2_value, the				

Register Name	cnfg_lower_thres	shold_2	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 2. Bit 3 Bit 2		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4			Bit 1	Bit O
	lower	_threshold_2_va	alue (Activity alarm	, Config. 2, Leaky	Bucket - reset thr	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_2_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5B (cnfg_decay_rate_2), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket v	will reset an	
	The <i>lower_thresh</i> the Leaky Bucket		he value at which activity alarm.				



Address (hex): 5A

Register Name	e cnfg_bucket_size_2		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 2.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit O
		bucket_size_2	?_ <i>value</i> (Activity ala	arm, Config. 2, Le	aky Bucket - size)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	bucket_size_2_v The Leaky Bucket during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in R which this does r decremented by The number in th programmed into	at operates on a 1 detects that an in nerratic, then for s, the accumulate h period of 1, 2, 2 deg. 5B (cnfg_deenot occur, the accumulate accumulate Bucket cannot	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_2), in	-		the Leaky Bucket veven with further in	•

Register Name	Register Name cnfg_decay_rate_2		Description	(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 2.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	<i>2_value</i> (Activity 2, Leaky Bucket - k rate)
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_2_vall. The Leaky Bucket during a cycle, it d failed or has been which this occurs, by 1, and for each programmed in this occur, the accumulation. The Leaky Bucket "decay" at the san effectively at one if the fill rate.	operates on a 1 etects that an ir erratic, then for the accumulato period of 1, 2, 4 is register, in whalator is decrementate as the "f	put has either each cycle in r is incremented I, or 8 cycles, as ich this does not ented by 1. med to "leak" or ill" cycle, or	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 1,02	ms. ms.



Address (hex): 5C

Register Name	cnfg_upper_thre	eshold_3	Description	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 3.		Default Value	0000 0110
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	ирр	er_threshold_3_	<i>value</i> (Activity alar	m, Config. 3, Leak	ky Bucket - set thre	eshold)	
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does i decremented by	et operates on a detects that an en erratic, then for s, the accumulation period of 1, 2, Reg. 5F (cnfg_denot occur, the ac 1.	input has either or each cycle in or is incremented 4, or 8 cycles, as ecay_rate_3), in ccumulator is	-	Value at which inactivity alarm	the Leaky Bucket	will raise an
	When the accumprogrammed as Leaky Bucket rai	the <i>upper_thres</i>	hold_3_value, the				

Register Name	cnfg_lower_thres	shold_3	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 3.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	lower	_threshold_3_va	alue (Activity alarm	ı, Config. 3, Leaky	Bucket - reset thro	eshold)	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	Iower_threshold_3_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F (cnfg_decay_rate_3), in which this does not occur, the accumulator is decremented by 1.			-	Value at which inactivity alarm.	the Leaky Bucket v	will reset an
	The <i>lower_thresh</i> the Leaky Bucket		ne value at which ctivity alarm.				



Address (hex): 5E

Register Name	e cnfg_bucket_size_3		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 3.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit O
		bucket_size_3	<i>_value</i> (Activity ala	arm, Config. 3, Le	eaky Bucket - size)		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	bucket_size_3_w. The Leaky Bucket during a cycle, it failed or has beet which this occurs by 1, and for eact programmed in Right which this does redecremented by The number in the programmed into	t operates on a 1 detects that an ir n erratic, then for s, the accumulate h period of 1, 2, 4 deg. 5F (cnfg_decorot occur, the accumulate accumulate).	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_3), in	-		the Leaky Bucket veven with further in	•

Register Name	cnfg_decay_rate_3	3	Description Bit 4		to program the k" rate for Leaky tration 3.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0
						alarm, Config.	<i>3_value</i> (Activity 3, Leaky Bucket - k rate)
Bit No.	Bit No. Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_3_value The Leaky Bucket of during a cycle, it de failed or has been of which this occurs, to by 1, and for each programmed in this occur, the accumula The Leaky Bucket of "decay" at the same effectively at one he the fill rate.	operates on a 1 stects that an interratic, then for the accumulato period of 1, 2, 4 s register, in whator is decremental be programme rate as the "f	put has either each cycle in r is incremented I, or 8 cycles, as ich this does not ented by 1. med to "leak" or ill" cycle, or	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms. ms.



FINAL

DATASHEET

Register Name	cnfg_output_fred (Output O2)	quency	Description Bit 4	(R/W) Register enable the free on Output 02.	0000 0110		
Bit 7	Bit 6	Bit 6 Bit 5		Bit 3	Bit 2	Bit 1	Bit 0
					output_	_freq_02	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		
[3:0]	APLL2. These are	of the frequence frequencies of econfigured in Redetail see the configured in Redetail see the configuration see the configu	ies available are the APLL1 and the eg. 64 and detailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110		9 cnfg_digital_fre 9 cnfg_digital_fre y/48. y/12. y/8. y/6. y/4. y/48. y/16. y/16.	



Address (hex): 62

Register Name	cnfg_output_frequency (Output 01)		Description	(R/W) Register to configure and enable the frequencies available on Output 01.		Default Value	1000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	output_i	freq_01					
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	APLL2. These are	of the frequencies of the configured in Research detail see the de	es available are he APLL1 and the eg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110	Output disabled 2 kHz. 8 kHz. 8 kHz. APLL1 frequency Digital1 (Reg. 39 APLL1 frequency APLL1 frequency APLL1 frequency APLL1 frequency APLL1 frequency APLL1 frequency APLL2 frequency APLL2 frequency APLL2 frequency APLL2 frequency APLL2 frequency	y/2. 9 cnfg_digital_fred y/16. y/12. y/8. y/6. y/4. y/48. y/16. y/16.	quencies).
[3:0]	Not used.			-	-		

Register Name	egister Name cnfg_output_frequency (MFrSync/FrSync)			(R/W) Register to configure and enable the frequencies available on outputs MFrSync and FrSync.		Default Value	1100 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2	Bit 1	Bit O
MFrSync_en	FrSync_en						
Bit No.	Description			Bit Value	Value Description	on	
7	MFrSync_en			0	Output MFrSync	disabled.	
	Register bit to er (MFrSync).	nable the 2 kHz	Sync output	1	Output MFrSync	enabled.	
6	FrSync_en			0	Output FrSync d	isabled.	
	Register bit to enable the 8 kHz Sync output (FrSync).		1	Output FrSync e	nabled.		
[5:0]	Not used.			-	-		



Address (hex): 64

Register Name	Register Name cnfg_DPLL2_frequency		Description	(R/W) Register to configure DPLL2 Frequency.		Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
						DPLL2_frequenc	су		
Bit No.	Description			Bit Value	Value Description				
[7:4]	Not used.			-	-				
[2:0]	Register to config DPLL2. The frequency of the frequency of the frequencies avail Reg. 61 - Reg. 63 DPLL2 at all, but DPLL1 output, se (cnfg_DPLL1_fre required from the squelched, as the APLL2 will free ru	Jure the frequen- lency of DPLL2 v APLL2 which, in able at outputs (B. It is also possil use the APLL2 to e Reg. 65 quency). If any fre APLL2 then DP APLL2 input is:	vill also affect the turn, affects the 01 and 02 see ble to not use or run directly from requencies are LL2 should not be	010 011 100 e 101	DPLL2 mode = APLL2 frequen DPLL2 mode = frequency (before the prequency the preduced the predu	squelched (clock of 77.76 MHz (OC-N cy = 311.04 MHz.) 12E1, giving APLL ore dividers) = 98.3 16E1, giving APLL ore dividers) = 131 24DS1, giving APL ore dividers) = 148 16DS1, giving APL ore dividers) = 98.3 16DS1, giving APL ore dividers) = 98.4 E3, giving APLL2 ore dividers) = 98.5 E3, giving APLL2 ore dividers) = 178.944 MHz. DS3, giving APLL2 ore 178.944 MHz.	rates), giving 2 output 304 MHz. 2 output .072 MHz. L2 output 3.224 MHz. L2 output 816 MHz. butput frequency		

Register Name	gister Name cnfg_DPLL1_frequency De		Description	(R/W) Register DPLL1 and sev parameters.		0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_E1/DS1	DPLL1_fre	eq_to_APLL2			DPLL1_frequen	су
Bit No.	Description			Bit Value	Value Descript	ion	
7	DPLL2_meas_DPLL1_ph Register bit to control the feature where DPLL2 is used to measure phase offset between the SEC input selected by DPLL1 and either of the other two SEC Inputs. Refer to the Section "Measuring Phase Between Master and Slave/Stand-by SEC Sources" on page 33.			0	DPLL2 disable		
6	APLL2_for_DPLL Register bit to sel input from DPLL2 then the frequenc DPLL1_freq_to_A	Lect whether the or DPLL1. If DP cy is controlled b	LL1 is selected	0 1		s input from DPLL2 s input from DPLL1	



FINAL

DATASHEET

Address (hex): 65 (cont...)

Register Name	cnfg_DPLL1_freq	iuency	Description	(R/W) Register DPLL1 and sev parameters.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPLL2_meas_ DPLL1_ph	APLL2_for_ DPLL1_E1/DS1	DPLL1_fr	eq_to_APLL2		DPLL1_frequency		
Bit No.	Description			Bit Value	Value Descript	tion	
[5:4]	DPLL1_freq_to_A Register to select	the frequency/r	mode of DPLL1 n selected by Bit 6,	00 01	frequency (bef	= 12E1, giving APLL fore dividers) = 98.3 = 16E1, giving APLL	304 MHz.
	APLL2_for_DPLL Register to select	<i>1_E1/DS1</i> . DPLL1's freque	ency driven to the	10	frequency (bef DPLL1 mode =	fore dividers) = 131 = 24DS1, giving API	.072 MHz. _L2 output
	*Note that this is DPLL1 itself - whi	1_E1/DS1; and uency in the T4; not the operatir ch is fixed at out s the multiplied of See Figure 5 "I	I consequently the path. In grequency of the total trouble to the total trouble troub	11	DPLL1 mode =	Fore dividers) = 148 = 16DS1, giving API Fore dividers) = 98.8	L2 output
3	Not used.			-	-		
[2:0]	DPLL1_frequency Register to config		cy driven to APLL1	000		= 77.76 MHz, digita ncy (before dividers	
	(DPLL1 mode*) a frequency in the	nd consequently	y the APLL output	001	DPLL1 mode =	= 77.76 MHz, analo ncy (before dividers	g feedback, APLL1
	frequencies availa Reg. 61 - Reg. 63	able at outputs (01 and 02, see	010	frequency (bef	= 12E1, giving APLL fore dividers) = 98.3	304 MHz.
	DPLL1 itself - whi	ch is fixed at out		011	frequency (bef	= 16E1, giving APLL fore dividers) = 131	.072 MHz.
	77.76 MHz - but i Output DFS block Diagram" on page	See Figure 5 "I	output from the LF PLL Block	100 101	frequency (bef	= 24DS1, giving API fore dividers) = 148 = 16DS1, giving API	3.224 MHz.
	Note001 is the bypass APLL3. All	only selection th		110		fore dividers) = 98.8	
	feedback.	other Selections	s use uigitai	111	Not used. Not used.		



Address (hex): 66

Register Name	cnfg_DPLL2_bw		Description	(R/W) Register to configure the bandwidth of DPLL2.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						DPLL2_	bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	DPLL2_bandwidth Register to configur	e the bandwid	lth of DPLL2.	00 01 10 11	DPLL2 18 Hz ba DPLL2 35 Hz ba DPLL2 70 Hz ba Not used.	andwidth.	

Address (hex): 67

Register Name	cnfg_DPLL1_locked_bw Description				to configure the PLL1, when phase put.	Default Value	0001 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						DPLL1_lock	ked_bandwidth
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:2]	Not used.			-	-		
[1:0]	locked to an inpu	gure the bandwi ut reference. Re er this bandwidt	dth of DPLL1 when g. 3B Bit 7 is used h is used all of the o when phase	11 00 01 10	DPLL1, 18 Hz loo DPLL1, 35 Hz loo DPLL1, 70 Hz loo Not used.	cked bandwidth.	

Register Name	ne cnfg_DPLL1_acq_bw		Description	bandwidth of D	(R/W) Register to configure the bandwidth of DPLL1, when not phase locked to an input.		0001 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						DPLL1_acquisit	tion_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		



Address (hex): 69 (cont...)

Register Name	e cnfg_DPLL1_acq_bw Description		bandwidth of D	(R/W) Register to configure the bandwidth of DPLL1, when not phase locked to an input.		0001 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						DPLL1_acquisit	tion_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[3:0]	DPLL1_acquisition_ Register to configure acquiring phase lock Bit 7 is used to cont not used or automat phase locked.	e the bandwid c on an input r rol whether th	reference. Reg. 3B his bandwidth is	11 00 01 10	DPLL1, 35 Hz a	cquisition bandwicquisition bandwicquisition bandwic	dth.

Register Name	cnfg_DPLL2_dan	mping	Description	damping factor	to configure the of DPLL2, along Phase Detector 2	Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DPL	L2_PD2_gain_	alog_8k			DPLL2_dampin	g
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
[6:4]	when locking to a analog feedback	ol the gain of that reference of 8 mode. This set election is enab	ne Phase Detector 2 8 kHz or less in ting is only used if bled in Reg. 6C Bit 7,	-		e Phase Detector nce in analog feed	2 when locking to dback mode.
3	Not used.			-	-		



Address (hex): 6A (cont...)

Register Name	cnfg_DPLL2_dampin	g Description	damping factor	to configure the of DPLL2, along Phase Detector 2	Default Value	0001 0011
Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DPLL2_F	PD2_gain_alog_8k			DPLL2_damping	1
Bit No.	Description		Bit Value	Value Descriptio	n	
[2:0]	Register to configure the damping factor of DPLL2. The bit values correspond to different damping			Damping Factor for Bandwidth of 18 Hz:	Damping Factor for Bandwidth of 35 Hz:	Damping Factor for Bandwidth of 70 Hz:
	factors, depending or	the bandwidth selected.	001	1.2	1.2	1.2
		Damping Factors given in the ht) are tabulated below:	010	2.5	2.5	2.5
			011	5	5	5
	Damping Factor	Gain Peak	100	5	10	10
	1.2 2.5 5 10 20	0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	101	5	10	20

Register Name	cnfg_DPLL1_damping	Description				0001 0011
Bit 7	Bit 6 B	it 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	DPLL1_PD2	_gain_alog_8k			DPLL1_dampin	g
Bit No.	Description		Bit Value	Value Description	on	
7	Not used.		-	-		
[6:4]	when locking to a referer analog feedback mode. T	in of the Phase Detector 2	-		e Phase Detector nce in analog feed	2 when locking to lback mode.
3	Not used.		-	-		



Address (hex): 6B (cont...)

Register Name	cnfg_DPLL1_damping Description			(R/W) Register t damping factor of with the gain of Detector 2 in so	of DPLL1, along the Phase	Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	DPLL1_PD2_gain_alog_8k					DPLL1_damping	1
Bit No.	Description	Description			Value Description		
[2:0]	The bit values co	gure the damping orrespond to diffe			Damping Factor for Bandwidth of 18 Hz:	Damping Factor for Bandwidth of 35 Hz:	Damping Factor for Bandwidth of 70 Hz:
	ractors, dependi	ng on the bandwi	lath selectea.	001	1.2	1.2	1.2
		or the Damping Fa n (right) are the s	actors given in the same as those	010	2.5	2.5	2.5
		tabulated in the description for Reg. 6A.			5	5	5
					5	10	10
				101	5	10	20

Register Name	cnfg_DPLL2_PD.	2_gain	Description		to configure the Detector 2 in some L2.	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
DPLL2_PD2_ gain_enable	DI	PLL2_PD2_gain	_alog		DF	PLL2_PD2_gain_c	ligital
Bit No.	Description			Bit Value	Value Description	on	
7	DPLL2_PD2_gai	n_enable		0 1	DPLL2 Phase De	I according to the k mode ck mode	bled and choice of
[6:4]		ol the gain of Ph a reference, higl mode. This sett election is disak	her than 8 kHz, in ting is not used if	-		nase Detector 2 w reference in analo	hen locking to a g feedback mode.
3	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 6C (cont...)

Register Name	cnfg_DPLL2_PD2_gain Description			(R/W) Register gain of Phase I modes for DPLI	1100 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
DPLL2_PD2_ gain_enable	Di	PLL2_PD2_gain	_alog		Di	PLL2_PD2_gain_c	digital
Bit No.	Description			Bit Value	Value Description	on	
[2:0]	DPLL2_PD2_gai Register to contr when locking to mode. This settir selection is disal DPLL2_PD2_gai	ol the gain of Phareference in d ng is always use bled in Bit 7,		÷		nase Detector 2 w ital feedback moc	hen locking to any le.

Register Name	cnfg_DPLL1_PD2	gain	Description		to configure the Detector 2 in some L1.	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
DPLL1_PD2_ gain_enable	DP.	LL1_PD2_gain_	alog		DPL	LL1_PD2_gain_c	ligital
Bit No.	Description			Bit Value	Value Description	า	
7	DPLL1_PD2_gain	_enable		0	DPLL2 Phase Det	tector 2 not used	d .
				1	DPLL2 Phase Det gain determined - digital feedback - analog feedback - analog feedback	according to the mode mode	bled and choice of locking mode:
[6:4]	DPLL1_PD2_gain Register to contro when locking to a analog feedback i automatic gain se DPLL1_PD2_gain	I the gain of Pha reference, high mode. This setti election is disabl	er than 8 kHz, in ng is not used if	-	Gain value of Pha high frequency re		hen locking to a og feedback mode.
3	Not used.			-	-		



Address (hex): 6D (cont...)

Register Name	cnfg_DPLL1_PD	2_gain	Description	(R/W) Register to configure the Default Value 1100 gain of Phase Detector 2 in some modes for DPLL1.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
DPLL1_PD2_ gain_enable	D.	PLL1_PD2_gair	n_alog	DPLL1_PD2_gain_digital				
Bit No.	Description			Bit Value	Value Description	on		
[2:0]	DPLL1_PD2_gai Register to contr when locking to mode. Automatic (Bit 7, DPLL1_PI DPLL1_PD2_gai	rol the gain of Plate a reference in description gain selection and the control of the control o	ligital feedback must be enabled e), for	-		nase Detector 2 w ital feedback mod	hen locking to any le.	

Register Name	cnfg_phase_offset [7:0]		Description	(R/W) Bits [7:0] offset control re	•	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offs	ret_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[Register forming part		se offset control.	-	See Reg. 71, a details.	nfg_phase_offset[15:8] for more



Address (hex): 71

Register Name	Register Name cnfg_phase_offset [15:8]		Description	(R/W) Bits [15:8] of the phase offset control register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offse	et_value[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[Register forming par the phase offset regi is locked to an input internal signals beco order to avoid this, th "ramped" to the new only ever adjusted w then this is not nece "ramping" can be dis cnfg_sync_monitor. This register is ignore Phase Build-out is er Reg. 76.	t of the phase ster is written , then it is pos- ome out of syr- ne phase offsor value. If the then the devic ssary, and thi sabled, see R	to when the DPLL ssible that some nchronisation. In let is automatically phase offset is is in Holdover, is automatic leg. 7C,		the contents of This value is a number. The value is a number. The value extent of the picoseconds. The phase offs "traditional" derepresents a fronternal 77.76 represented movalue of the reginternal 77.76 If, for example, that is +1 ppm oscillator, then offset, will be covalue of 1024 produce a comoutput clock. NoteThe exaclock is determined in Locked in the locked to in the locked to in the locked to in the locked to it.	f Reg. 70 cnfg_pha 16-bit 2's compler alue multiplied by a ne applied phase of et register is not a elay line. This numb actional portion of MHz cycle and car ore accurately as f gister represents the MHz clock divided the DPLL is locked in frequency with rethe period, and he lecreased by 1 ppr into the phase offs plete inversion of the control of the inter- prince of the interprince of the inter- prince of the interprince of the inter- prince of the interprince of the inte	control to a per 6.279 actually the period of an an therefore, be ollows. Each bit the period of the by 2 ¹¹ . It to a reference the phase and the period of the period of the by 2 ¹⁵ . It to a reference the phase and the period of the phase and the phase are tregister will the 77.76 MHz the state of the DPLL depends on that of the present of the phase and the phase are tregister will the period of the phase and the phase are tregister will the period of the period of the phase are tregister will the period of

Register Name	cnfg_PBO_phas	e_offset	Description	(R/W) Register time error of Ph events.	to offset the mean nase Build-out	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				РВО_рі	hase_offset		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		



Address (hex): 72 (cont...)

Register Name	e cnfg_PBO_phase_offset Description		(R/W) Register time error of Ph events.	to offset the mean nase Build-out	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				РВО_рі	hase_offset		
Bit No.	Description			Bit Value	Value Description	on	
[5:0]	PBO_phase_offs Each time a Phase there is an uncer which translates mean error over designed to be ze introduce a fixed will have the effe positive or negat	se Build-out ever tainty of up to 5 to a phase hit or a large number of ero. This register offset into each ect of moving the	ns introduced in the output. The of events is can be used to PBO event. This	-	number. The val programmed off than +1.4 ns or	ue multiplied by (ds. Values greater should NOT be

Register Name	cnfg_phase_loss	s_fine_limit	Description	(R/W) Register to configure some Default Value 1010 0010 of the parameters of the DPLL phase detectors.					
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
fine_limit_en	noact_ph_loss narrow_en				ph	ase_loss_fine_lir	mit		
Bit No.	Description			Bit Value	Value Description				
7	Bits [2:0]. When determined by the	Reg. 74,	ock/loss is	0 1	Phase loss indication only triggered by other mean Phase loss triggered when phase error exceeds limit programmed in <i>phase_loss_fine_limit</i> , Bits [2:0].				
6	rapidly. Normally condition, it does and will phase low when a source be giving tolerance indicated, then finstigated (±360).	ock to the nearest lecomes available to missing cycles. requency and pha o locking). This bi o indicate phase I	detects this ase lock to be lost edge (±180°) again, hence If phase loss is ase locking is t can be used to	0	No activity on refe indication. No activity triggers				



FINAL

DATASHEET

Address (hex): 73 (cont...)

Register Name	cnfg_phase_loss_fine_limit Description			(R/W) Register to configure some				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
fine_limit_en	noact_ph_loss	narrow_en		phase_loss_fine_			nit	
Bit No.	Description			Bit Value	Value Description			
5	narrow_en (test Set to 1 (default	•		0 1	Set to 1.			
[4:3]	Not used.			-	-			
[2:0]	lost or locked. The window size of a position of the inthe window limit indicates phase any time then pheromost cases the satisfactory. The to the value, so a	y Bit 7, this regis at which the device the default value or round ±90 - 180 aputs to the DPLI for 1 - 2 second lock. If it is outsinase loss is immediate window size charavalue of 1 (001	ce indicates phase of 2 (010) gives a °. The phase has to be within s before the device de the window for ediately indicated.	000 001 010 011 100 101 110 111	Small phase wind Recommended va))	ates phase loss co dow for phase lock alue. ndow for phase lo	cindication.	

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register of the paramet detectors.	1000 0101		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	_coarse_limit	
Bit No.	Description			Bit Value	Value Descriptio	n	
7	whose range is d phase_loss_coal sets the limit in the	nable the coarse pletermined by rse_limit Bits [3:0] he number of inpuase can move by]. This register at clock cycles (UI)	0	Phase loss not tr detector. Phase loss trigge limit programme Bits [3:0].	ered when phase	error exceeds the



FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss_coarse_limit Description			of the parameters of DPLL phase detectors. (R/W) Register to configure some Default Value 100 of the parameters of DPLL phase detectors.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	_coarse_limit			
Bit No.	Description			Bit Value	Value Description	n			
6	of applied jitter a the input frequer range phase dete employed. This b detector. This all and therefore ke many cycles (UI).	vice to be tolerant and still do direct pacy rate (up to 77. ector and phase lost enables the widows the device to ep track of, drifts. The range of the pregister used for the [3:0]).	chase locking at 76 MHz), a wide ock detector is e range phase be tolerant to, in input phase of phase detector is	0 1	Wide range phase detector off. Wide range phase detector on.				
5	detector to be us	se result from the sed in the DPLL alo et when this is act	gorithm. Bit 6	0	However it will st	ector limited to ±3 till remember its any thousands of	original phase		
	coarse phase de over many thous excellent jitter ar enables that pha algorithm, so tha a faster pull-in of the phase measu can give a slower frequencies, but overshoot. Setting this bit in with a 19.44 MH dynamic response.	tector can measur ands of input cycle and wander tolerand use result to be use t a large phase me the DPLL. If this burement is limited r pull-in rate at hig could also be use direct locking mo tz input, would give se as a 19.44 MHz e, where the input	re and keep track es, thus allowing ce. This bit ed in the DPLL easurement gives bit is not set then to ±360° which ther input d to give less de, for example the the same to input used with	1	phase detector r	ector also uses the esult. It can now I = ±2,948,760°.	measure up to:		
4	Not used.			-	-				



FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some Of the parameters of DPLL phase detectors.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp		phase_loss_coarse_limit					
Bit No.	Description			Bit Value	Value Description	1			
[3:0]	and the coarse p When locking to tolerance greate DPLL can be con many input clock with very low bar how many UI ove tracked. It also s loss detector, wh multi-UI phase ca	f the coarse phase	signal, and jitter quired, then the nase errors over articularly useful ister configures phase can be ne coarse phase vith or without the bility.	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	Input phase error	tracked over ±2	3 UI. 7 UI. 15 UI. 31 UI. 53 UI. 127 UI. 255 UI. 511 UI. 1023 UI. 2047 UI.		

Register Name	cnfg_ip_noise_window Descriptio			noise rejection	R/W) Register to configure the noise rejection function for low requency inputs.		0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
ip_noise_ window_en							
Bit No.	Description			Bit Value	Value Descripti	on	
7	feature ensures the outside the 5% wi	able a window or ency inputs (2, hat any edge candow where the ered within the se hit when a lo	4 and 8 kHz). This aused by noise e edge is expected DPLL. This reduces w-frequency	0 1		all edges for phas put edges outside	
[6:0]	Not used.			-	-		



ADVANCED COMMUNICATIONS Address (hex): 77 DATASHEET FINAL

Register Name	sts_current_phase [7:0]		Description	(RO) Bits [7:0] of phase register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			current_	phase[7:0]			
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	current_phase Bits [7:0] of the curre sts_current_phase [-	See Reg. 78 st	s_current_phase [<i>15:8]</i> for details.

Address (hex): 78

Register Name	sts_current_phase [15:8]		Description	(RO) Bits [15:8] phase register.	=	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			current_	_phase[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	current_phase Bits [15:8] of the curregister is used to readetector of either DPReg. 4B Bit 4 DPLL2_averaged in the phase available.	ad either fron LL1 or DPLL2 _ <i>DPLL1_sele</i>	the phase t, according to ct. The value is	- e	with the value This 16-bit valu integer. The va averaged value	is register should be in Reg. 77 sts_curnule is a 2's complen lue multiplied by 0 e of the current phaseasured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in

Register Name	cnfg_phase_ala	arm_timeout	Description	(R/W) Register long before a p raised on an in		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				timeout_value (in	two-second interva	als)	
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		



ADVANCED COMMUNICATIONS Address (hex): 79 (cont...) DATASHEET FINAL

Register Name	cnfg_phase_alar	rm_timeout	Description	(R/W) Register long before a p raised on an in		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			i	<i>timeout_value</i> (in	two-second interva	als)	
Bit No.	Description			Bit Value	Value Description	on	
[5:0]	DPLL1 is attempt been rejected du to measure whet no longer selecte	ting to lock to it te to a phase ala ther it is good ag ed by the DPLL. n until reset by s ds, as selected i	d on an input when . Once an input has arm, there is no way gain, because it is The phase alarms software, or timeout in Reg. 34 Bit 6,		time before a pl input. The value seconds. This ti controlling state Pre-locked2 or I	hase alarm will be multiplied by 2 g me value is the tir machine will spe	ives the time in me that the end in Pre-locked, before setting the

Register Name	cnfg_sync_pulses		Description	(R/W) Register to Sync outputs ava FrSync and MFrS the source for th 8 kHz outputs fro	ailable from Sync and select ne 2 kHz and	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
2k_8k_from_ DPLL2				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Description	on	
7	2k_8k_from_DPLL. Register to select the 2 kHz and 8 kH 02.	ne source (DPL		0		and 02 generated and 02 generated	
[6:4]	Not used.			-	-		
3	8k_invert Register bit to inver	t the 8 kHz ou	tput from FrSync.	0 1	8 kHz FrSync ou 8 kHz FrSync ou	tput not inverted. tput inverted.	
2	8k_pulse Register bit to enable to be either pulsed must be enabled to the FrSync output, FrSync output will be output programmed.	or 50:50 duty use "pulsed o and then the p be equal to the	cycle. Output 02 utput" mode on ulse width on the	0 1	8 kHz FrSync ou 8 kHz FrSync ou		



Address (hex): 7A (cont...)

Register Name	cnfg_sync_pulses		Description	Sync outputs a FrSync and MF the source for t	rSync and select	Default Value	0000 0000
Bit 7	Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
2k_8k_from_ DPLL2				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descripti	on	
1	2k_invert Register bit to inver MFrSync.	t the 2 kHz o	utput from	0 1		output not inverte output inverted.	d.
0	2k_pulse Register bit to enab MFrSync to be eithe Output O2 must be mode on the MFrSy width on the MFrSy period of the output	er pulsed or 5 enabled to u nc output, ar nc output will	i0:50 duty cycle. se "pulsed output" and then the pulse I be equal to the	0 1	2 kHz MFrSync 2 kHz MFrSync	output not pulsed output pulsed.	

Register Name	cnfg_sync_phase		Description	behaviour of th	to configure the le synchronisation I frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Indep_FrSync/ MFrSync	Sync_OC-N_ rates	Sync_ph	ase_SYNC3	Sync_pl	hase_SYNC2	Sync_ph	pase_SYNC1
Bit No.	Description			Bit Value	Value Description	n	
7	Indep_FrSync/Mr This allows the op alignment of FrSy synchronisation fr whether to not ma so not disturb any	otion of either ma nc and other clo rom the selected aintain alignmen	ck outputs during I Sync input, or It to all clocks and	0	other output clo	cks.	ways aligned with



FINAL

DATASHEET

Address (hex): 7B (cont...)

Register Name	cnfg_sync_phase	,	Description	behaviour of th	to configure the e synchronisation I frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Indep_FrSync/ MFrSync	Sync_OC-N_ rates	Sync_pha	ase_SYNC3	Sync_pl	hase_SYNC2	Sync_ph	nase_SYNC1
Bit No.	Description			Bit Value	Value Description	n	
6	Sync_OC-N_rates This allows the se the OC-3 derived alignment betwee clocks and allow a selected Sync inp 38.88MHz.	elected Sync inpu clocks in order to en the FrSync out a finer sampling	maintain put and output precision of the	0	selected Sync in sampled with a c should be provid Allows the select 19.44 MHz or 38 Input sampling a is used when the		I Sync input is on. 6.48MHz eference clock. operate with a lock reference. nent to 19.44 MHz put is 19.44 MHz,
[5:4]	Sync_phase_SYN Register to contro input. Nominally t aligned with the f The margin is ±0.	ol the sampling of the falling edge o alling edge of the	f the input is reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		
[3:2]	Sync_phase_SYN Register to contro input. Nominally t aligned with the f The margin is ±0.	ol the sampling of the falling edge o alling edge of the	f the input is reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		
[1:0]	Sync_phase_SYN Register to control input. Nominally the aligned with the for The margin is ±0.	ol the sampling of the falling edge o alling edge of the	f the input is reference clock.	00 01 10 11	On target. 0.5 U.I. early. 1 U.I. late. 0.5 U.I. late.		



Address (hex): 7C

Register Name	cnfg_sync_monito	or	Description	external Sync in also has a bit to	to configure the nput monitor. It o control the phase ic ramping feature.	Default Value	0010 1011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
ph_offset_ramp	5	Sync_monitor_lim	nit				
Bit No.	Description			Bit Value	Value Description	on	
7	ph_offset_ramp Register bit to force an internal phase offset calibration routine. See also Reg. 71, Cnfg_Phase_Offset. The calibration routine puts the device into Holdover while it internally ramps the phase offset to zero, then resets all internal output and feedback dividers, then ramps the phase offset to the current value from Regs 70 and 71, and then turns Holdover off. The routine is transparent to the outside with no visible change in output phase offset.			0	Phase offset automatically ramped on from o value to new value when there is a change in 70 or 71. Start phase offset internal phase offset calibroutine.		
[6:4]	Sync_monitor_lin An alternative to a synchronize the o block to alarm wh not align with the input clock cycles UI of the selected occur within this I raised, see Reg. 0	allowing the exter utputs, is to use en the external S output within a c . This register de SEC. If the extern imit, then Sync a	the Sync monitor Sync input does certain number of fines the limit in nal Sync does not	000 001 010 011 100 101 110	Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise	ed beyond ±2 UI. ed beyond ±3 UI. ed beyond ±4 UI. ed beyond ±5 UI. ed beyond ±6 UI. ed beyond ±7 UI.	
[3:0]	Not used.			-	-		

Register Name	cnfg_interrupt		Description	(R/W) Register interrupt output	•	Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					Interrupt GPO_en	Interrupt tristate_en	Interrupt int_polarity
Bit No.	Description			Bit Value	Value Descript	ion	
[7:3]	Not used.			-	-		



Address (hex): 7D (cont...)

Register Name	cnfg_interrupt		Description	(R/W) Register interrupt outpu		Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					Interrupt GPO_en	Interrupt tristate_en	Interrupt int_polarity
Bit No.	Description			Bit Value	Value Descrip	tion	
2	Interrupt GPO_en (Interrupt General output pin is not reallow the pin to be output. The pin will polarity control bit,	equired, then se used as a gene be driven to th	etting this bit will eral purpose	0 1		ut pin used for inter ut pin used for GPO	
1	Interrupt tristate_e The interrupt can be connected directly with other sources.	e configured to to a processor,		0 1		lways driven when i nly driven when act nen inactive.	
0	Interrupt <i>int_polari</i> The interrupt pin ca <i>High</i> or <i>Low</i> .		d to be active	0	interrupt.	n driven <i>Low</i> to indi in driven <i>High</i> to ind	

Register Name	cnfg_protection		Description	(R/W) Protection register to protect against erroneous software writes.		Default Value	1000 0101
Bit 7	Bit 6	Bit 5	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			protecti	on_value			
Bit No.	Description			Bit Value	Value Description		
[7:0]	protection_value This register can be software writes a sp			0000 0000 – 1000 0100	Protected mode.		
	before being able to device. Three mode	o modify any ot	her register in the	1000 0101	Fully unprotected		
	(i) protected, (ii) fully unprotected	·		1000 0110	Single unprotecte	d.	
	(iii) single unprotect When protected, no be written to. When register in the devic unprotected, only of the device automat NoteThis register	o other register a fully unprotect ce can be writte ne register can ically re-protec	ted, any writeable en to. When single be written before ts itself.	1000 0111 – 1111 1111	Protected mode.		

FINAL

DATASHEET

Electrical Specifications

JTAG

The JTAG connections on the ACS8525 allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE 1149.1^[4], with the following minor exceptions, and the user should refer to the standard for further information.

- 1. The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- 2. In common with some other manufacturers, pin TRST is internally pulled *Low* to disable JTAG by default. The standard is to pull *High*. The polarity of TRST is as the standard: TRST *High* to enable JTAG boundary scan mode, TRST *Low* for normal operation.

The JTAG timing diagram is shown in Figure 12.

Over-voltage Protection

The ACS8525 may require Over-voltage Protection on input reference clock ports according to ITU recommendation K.41^[10]. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

ESD Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/2kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins.

Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least ±100 mA to JEDEC Standard No. 78 August 1997.

Figure 12 JTAG Timing




Table 16 JTAG Timing (for use with Figure 12)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t _{CYC}	50	-	-	ns
TMS/TDI to TCK rising edge time	t _{SUR}	3	-	-	ns
TCK rising to TMS/TDI hold time	t _{HT}	23	-	-	ns
TCK falling to TDO valid	t _{DOD}	-	-	5	ns



FINAL

DATASHEET

Maximum Ratings

Important Note: The Absolute Maximum Ratings, Table 17, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 17 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	$V_{ m DD}$	-0.5	3.6	V
Power Supply (DC Voltage) VDD5V	V _{DD5V}		5.5	V
Input Voltage (non-supply pins)	V _{IN}	-	5.5	V
Output Voltage (non-supply pins)	V _{OUT}	-	5.5	V
Ambient Operating Temperature Range	T _A	-40	+85	оС
Storage Temperature	T _{STOR}	-50	+150	оС

Operating Conditions

Table 18 Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (DC Voltage) VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIF	$V_{ m DD}$	3.0	3.3	3.6	V
Power Supply (DC Voltage) VDD5V	V _{DD5V}	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T _A	-40	-	+85	°C
Supply Current (Typical - one 19 MHz output)	I _{DD}		110	200	mA
Total Power Dissipation	P _{TOT}		360	720	mW

DC Characteristics

Table 19 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Input Current	I _{IN}	-	-	10	μА



FINAL

DATASHEET

Table 20 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 21 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-down Resistor (except TCK input)	PD	25	-	95	kΩ
Pull-down Resistor (TCK input only)	PD	12.5	-	47.5	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 22 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
$V_{OUT} Low (I_{OL} = 4mA)$	V _{OL}	0	-	0.4	V
V _{OUT} High (I _{OL} = 4mA)	V _{OH}	2.4	-	-	V
Drive Current	ID	-	-	4	mA

Table 23 DC Characteristics: PECL Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>Low</i> Voltage Differential Inputs (Note ii)	V _{ILPECL}	V _{DD} -2.5	-	V _{DD} -0.5	V
PECL Input <i>High</i> Voltage Differential Inputs (Note ii)	V _{IHPECL}	V _{DD} -2.4	-	V _{DD} -0.4	V
Input Differential Voltage	V _{IDPECL}	0.1	-	1.4	V



FINAL

DATASHEET

Table 23 DC Characteristics: PECL Input/Output Port (cont...)


Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>Low</i> Voltage Single-ended Input (Note iii)	V _{ILPECL_S}	V _{DD} -2.4	-	V _{DD} -1.5	V
PECL Input <i>High</i> Voltage Single-ended Input (Note iii)	V _{ILPECL_S}	V _{DD} -1.3	-	V _{DD} -0.5	V
Input <i>High</i> Current Input Differential Voltage V _{ID} = 1.4V	I _{IHPECL}	-10	-	+10	μΑ
Input Low Current Input Differential Voltage V _{ID} = 1.4V	I _{ILPECL}	-10	-	+10	μА
PECL Output Low Voltage (Note iv)	V _{OLPECL}	V _{DD} -2.10	-	V _{DD} -1.62	V
PECL Output <i>High</i> Voltage (Note iv)	V _{OHPECL}	V _{DD} -1.25	-	V _{DD} -0.88	V
PECL Output Differential Voltage (Note iv)	V _{ODPECL}	580	-	900	mV

Notes: (i) Unused differential input ports should be left floating and set in LVDS mode, or the positive and negative inputs tied to V_{DD} and GND respectively.

- (ii) Assuming a differential input voltage of at least 100 mV.
- (iii) Unused differential input terminated to V_{DD} 1.4 V.
- (iv) With 50 Ω load on each pin to V_{DD} 2 V, i.e. 82 Ω to GND and 130 Ω to V_{DD}

Figure 13 Recommended Line Termination for PECL Input/Output Ports





FINAL

DATASHEET


Table 24 DC Characteristics: LVDS Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Input Voltage Range Differential Input Voltage = 100 mV	V_{VRLVDS}	0	-	2.40	V
LVDS Differential Input Threshold	V _{DITH}	-100	-	+100	mV
LVDS Input Differential Voltage	V _{IDLVTSDS}	0.1	-	1.4	V
LVDS Input Termination Resistance Must be placed externally across the LVDS \pm input pins of ACS8525. Resistor should be 100 Ω with 5% tolerance	R _{TERM}	95	100	105	Ω
LVDS Output <i>High</i> Voltage (Note (i))	V _{OHLVDS}	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	V _{OLLVDS}	0.885	-	-	V
LVDS Differential Output Voltage	V _{ODLVDS}	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V _{DOSLVDS}	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V _{OSLVDS}	1.125	-	1.275	V

Notes: (i) With 100 Ω load between the differential outputs.

Figure 14 Recommended Line Termination for LVDS Input/Output Ports





FINAL

DATASHEET

Jitter Performance

Output jitter generation measured over 60 second interval, UI p-p max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 25 Output Jitter Generation at 35 Hz bandwidth and 8 kHz Input

Test Definition	Jitter Spec	ACS8525 Jitter	
Specification	Filter	UI	UI (TYP)
G813 ^[8] for 155 MHz o/p option 1	65 kHz - 1.3 MHz	0.1 p-p	0.073 p-p
G813 ^[8] & G812 ^[7] for 2.048 MHz option 1	20 Hz - 100 kHz	0.05 p-p	0.012 p-p
G813 ^[8] for 155 MHz o/p option 2	12 kHz - 1.3 MHz	0.1 p-p	0.069 p-p
G812 ^[7] for 1.544 MHz o/p	10 Hz - 40 kHz	0.05 p-p	0.011 p-p
G812 ^[7] for 155 MHz electrical	500 Hz - 1.3 MHz	0.5 p-p	0.083 р-р
G812 ^[7] for 155 MHz electrical	65 kHz - 1.3 MHz	0.075 p-p	0.073p-p
ETS-300-462-3 ^[2] for 2.048 MHz SEC o/p	20 Hz - 100 kHz	0.5 p-p	0.012 p-p
ETS-300-462-3 ^[2] for 2.048 MHz SEC o/p	49 Hz - 100 kHz	0.2 p-p	0.012 p-p
ETS-300-462-3 ^[2] for 2.048 MHz SSU o/p	20 Hz - 100 kHz	0.05 p-p	0.012 p-p
ETS-300-462-5 ^[3] for 155 MHz o/p	500 Hz - 1.3 MHz	0.5 p-p	0.083 p-p
ETS-300-462-5 ^[3] for 155 MHz o/p	65 kHz - 1.3 MHz	0.1 p-p	0.073 p-p
GR-253-CORE ^[11] net i/f, 51.84 MHz o/p	100 Hz - 0.4 MHz	1.5 p-p	0.038 p-p
GR-253-CORE ^[11] net i/f, 51.84 MHz o/p	20 kHz to 0.4 MHz	0.15 p-p	0.019 p-p
GR-253-CORE ^[11] net i/f, 155 MHz o/p	500 Hz - 1.3 MHz	1.5 p-p	0.083 р-р
GR-253-CORE ^[11] net i/f, 155 MHz o/p	65 kHz - 1.3 MHz	0.15 p-p	0.073 p-p
GR-253-CORE ^[11] cat II elect i/f, 155 MHz	12 kHz - 1.3 MHz	0.1 p-p	0.069 p-p
		0.01 rms	0.009 rms
GR-253-CORE ^[11] cat II elect i/f, 51.84 MHz	12 kHz - 400 kHz	0.1 p-p	0.008 p-p
		0.01 rms	0.004 rms
GR-253-CORE ^[11] DS1 i/f, 1.544 MHz	10 Hz - 40 kHz	0.1 p-p	0.001 p-p
		0.01 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	10 Hz - 8 kHz	0.02 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	8 Hz - 40 kHz	0.025 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	10 Hz - 40 kHz	0.025 rms	<0.001 rms
AT&T 62411 ^[1] for 1.544 MHz	Broadband	0.05 rms	<0.001 rms
G-742 ^[6] for 2.048 MHz	DC - 100 kHz	0.25 rms	0.012 rms
G-742 ^[6] for 2.048 MHz	18 kHz - 100 kHz	0.05 p-p	0.012 p-p
G-736 ^[5] for 2.048 MHz	20 Hz - 100 kHz	0.05 p-p	0.012 p-p



FINAL

DATASHEET

Table 25 Output Jitter Generation at 35 Hz bandwidth and 8 kHz Input (cont...)

Test Definition	Jitter Spec	ACS8525 Jitter	
Specification	Filter	UI	UI (TYP)
GR-499-CORE ^[12] & G824 ^[9] for 1.544 MHz	10 Hz - 40kHz	5.0 p-p	0.001 p-p
GR-499-CORE ^[12] & G824 ^[9] for 1.544 MHz	8 kHz - 40kHz	0.1 p-p	0.001 p-p
GR-1244-CORE ^[13] for 1.544 MHz	> 10 Hz	0.05 p-p	0.001 p-p

Note...This table is only for comparing the ACS8525 output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.




FINAL

DATASHEET

Input/Output Timing

Figure 15 Input/Output Timing with Phase Build-out Off (Typical Conditions)




FINAL

DATASHEET

Package Information

Figure 16 LQFP Package



Notes

The top package body may be smaller than the bottom package body by as much as 0.15 mm.

To be determined at seating plane.

Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side.

D1 and E1 are maximum plastic body size dimensions including mold mismatch.

Details of pin 1 identifier are optional but will be located within the zone indicated.

Exact shape of corners can vary.

A1 is defined as the distance from the seating plane to the lowest point of the package body.

These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.

8 Shows plating.

Table 26 64 Pin LQFP Package Dimension Data (for use with Figure 16)

Dimensions in mm	D/E	D1/ E1	Α	A1	A2	е	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	b1	С	c1
Min.	-	-	1.40	0.05	1.35	-	11º	11º	00	00	0.08	0.08	0.45	-	0.20	0.17	0.17	0.09	0.09
Nom.	12.00	10.00	1.50	0.10	1.40	0.50	12 ⁰	12 ⁰	-	3.5°		-	0.60	1.00 (ref)	-	0.22	0.20		-
Max.	-	-	1.60	0.15	1.45	-	13 ⁰	13 ⁰	-	7º	-	0.20	0.75	-	-	0.27	0.23	0.20	0.16




FINAL

DATASHEET

Thermal Conditions

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.

Figure 17 Typical 64-Pin LQFP Package Landing Pattern



Notes: (i) Solderable to this limit.


- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.

FINAL

DATASHEET

Application Information

Figure 18 Simplified Application Schematic





Abbreviations

References

APLL	Analogue Phase Locked Loop
BITS	Building Integrated Timing Supply
DFS	Digital Frequency Synthesis

DPLL Digital Phase Locked Loop
DS1 1544 kbit/s interface rate
DTO Discrete Time Oscillator
E1 2048 kbit/s interface rate

I/O Input - Output

LOFP Low profile Quad Flat Pack
LVDS Low Voltage Differential Signal
MTIE Maximum Time Interval Error

PBO Phase Build-out PD2 Phase Detector 2

PECL Positive Emitter Coupled Logic PFD Phase and Frequency Detector

PLL Phase Locked Loop
POR Power-On Reset
ppb parts per billion
ppm parts per million
p-p peak-to-peak
R/W Read/Write
RO Read Only

RoHS Restrictive Use of Certain Hazardous

Substances (directive)

rms root-mean-square

SDH Synchronous Digital Hierarchy
SEC SDH/SONET Equipment Clock

SETS Synchronous Equipment Timing source

SONET Synchronous Optical Network
SSU Synchronization Supply Unit
STM Synchronous Transport Module

TDEV Time Deviation

TCXO Temperature Compensated Crystal

Oscillator

UI Unit Interval

WEEE Waste Electrical and Electronic

Equipment (directive)

XO Crystal Oscillator

[1] AT & T 62411 (12/1990)

ACCUNET® T1.5 Service description and Interface

Specification

[2] ETSI ETS 300 462-3, (01/1997)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization

networks

[3] ETSI ETS 300 462-5 (09/1996)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment

[4] IEEE 1149.1 (1990)

Standard Test Access Port and Boundary-Scan

Architecture

[5] ITU-T G.736 (03/1993)

Characteristics of a synchronous digital multiplex

equipment operating at 2048 kbit/s

[6] ITU-T G.742 (1988)

Second order digital multiplex equipment operating at

8448 kbit/s, and using positive justification

[7] ITU-T G.812 (06/1998)

Timing requirements of slave clocks suitable for use as

node clocks in synchronization networks

[8] ITU-T G.813 (08/1996)

Timing characteristics of SDH equipment slave clocks

(SEC)

[9] ITU-T G.824 (03/2000)

The control of jitter and wander within digital networks

which are based on the 1544 kbit/s hierarchy

[10] ITU-T K.41 (05/1998)

Resistibility of internal interfaces of telecommunication

centres to surge overvoltages

[11] Telcordia GR-253-CORE, Issue 3 (09/ 2000) Synchronous Optical Network (SONET) Transport

Systems: Common Generic Criteria

[12] Telcordia GR-499-CORE, Issue 2 (12/1998)

Transport Systems Generic Requirements (TSGR)

Common requirements

[13] Telcordia GR-1244-CORE, Issue 2 (12/2000)

Clocks for the Synchronized Network: Common Generic

Criteria



FINAL

DATASHEE1

Trademark Acknowledgements

Notes

Semtech and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET® is a registered trademark of AT & T.

C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.



FINAL

DATASHEET

Revision Status/History

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be TARGET, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. TARGET status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design. The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design. The datasheet is only raised to FINAL status after

the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 3.01) of the ACS8525 datasheet. Changes made for this document revision are given in Table 27, together with a summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 27 Revision History

Revision	Reference	Description of Changes					
1.00/May 2002	All pages	First full release.					
1.01/August 2002	See Rev 1.01	Minor release.					
2.00/January 2003	All pages	Major revision with product at FINAL status.					
3.00/September 2003	All Pages.	Major revision. For details see previous revision.					
3.01/August 2005	Front and back pages and "Abbreviations" on page 109.	New references for lead (Pb)-free package variants.					
	Back page	Address change: former PO Box removed as mail is now delivered to Camarillo office at the street address only.					
	Figure 13, Figure 14	Updated to show transmission line impedance.					
	page 18	"Patent pending" changed to "patented" multiphase detector.					
	Table 17, Table 18	Rows added for VDD5V.					
	Figure 5	Title and description changed to indicate diagram is reference to DPLL1 only, and note added to explain the states of DPLL2.					
	Figure 18	New simplified application schematic diagram.					
	"Input to Output Phase Adjustment" on page 20	Phrase in first line, first para: "(including Auto-PBO on phase transients)" removed.					
	Reg. 34, Reg. 3D, Reg. 64, Reg. 65, Reg. 79	Register descriptions (and register map where appropriate) updated.					
	"Trademark Acknowledgements" on page 110	Reference to "Semtech Corp." as a registered trademark now removed.					
	"Configuration Registers" on page 38	Paragraph changed.					
	All pages	Abbreviation "pk-pk" changed to "p-p" throughout. Header bar updated (for Internation AG variant only) stating "ADVANCED COMMUNICATIONS".					
	Register Description pages onwards	Layout changes and repagination to end of document.					



FINAL

DATASHEET

Ordering Information

Table 28 Parts List

Part Number	Description					
ACS8525	Line Card Protection Switch for SONET/SDH Systems.					
ACS8525T	Lead (Pb)-free packaged version of ACS8525; RoHS and WEEE compliant.					

Disclaimers

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change- Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

Contacts

For Additional Information, contact the following:

Semtech Corporation Advanced Communications Products

E-mail: sales@semtech.com acsupport@semtech.com

Internet: http://www.semtech.com

USA: 200 Flynn Road, Camarillo, CA 93012-8790

Tel: +1 805 498 2111, Fax: +1 805 498 3804

FAR EAST: 11F, No. 46, Lane 11, Kuang Fu North Road, Taipei, R.O.C.

Tel: +886 2 2748 3380 Fax: +886 2 2748 3390

EUROPE: Semtech Ltd., Units 2 and 3, Park Court, Premier Way,

Abbey Park Industrial Estate, Romsey, Hampshire, S051 9DN Tel: +44 (0)1794 527 600 Fax: +44 (0)1794 527 601



