

# SN54AC563, SN74AC563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS552B – NOVEMBER 1995 – REVISED SEPTEMBER 2002

- 2-V to 6-V  $V_{CC}$  Operation
- Inputs Accept Voltages to 6 V
- Max  $t_{pd}$  of 9 ns at 5 V
- 3-State Inverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading
- Flow-Through Architecture to Optimize PCB Layout


## description/ordering information

The 'AC563 devices are octal D-type transparent latches with 3-state outputs. When the latch-enable (LE) input is high, the  $\bar{Q}$  outputs follow the complements of the data (D) inputs. When LE is taken low, the  $\bar{Q}$  outputs are latched at the inverse logic levels set up at the D inputs.


A buffered output-enable ( $\bar{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\bar{OE}$  does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54AC563 . . . J OR W PACKAGE  
SN74AC563 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)



SN54AC563 . . . FK PACKAGE  
(TOP VIEW)



## ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – N	Tube	SN74AC563N	SN74AC563N
	SOIC – DW	Tube	SN74AC563DW	AC563
		Tape and reel	SN74AC563DWR	
	SOP – NS	Tape and reel	SN74AC563NSR	AC563
	SSOP – DB	Tape and reel	SN74AC563DBR	AC563
	TSSOP – PW	Tape and reel	SN74AC563PWR	AC563
-55°C to 125°C	CDIP – J	Tube	SNJ54AC563J	SNJ54AC563J
	CFP – W	Tube	SNJ54AC563W	SNJ54AC563W
	LCCC – FK	Tube	SNJ54AC563FK	SNJ54AC563FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

# **SN54AC563, SN74AC563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

SCAS552B – NOVEMBER 1995 – REVISED SEPTEMBER 2002


**description/ordering information (continued)**

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## FUNCTION TABLE (each latch)

INPUTS			OUTPUT <u>Q</u>
<u>OE</u>	LE	D	
L	H	H	L
L	H	L	H
L	L	X	<u>Q</u> <sub>0</sub>
H	X	X	Z

## logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JEDEC 51-7.

SN54AC563, SN74AC563  
OCTAL D-TYPE TRANSPARENT LATCHES  
WITH 3-STATE OUTPUTS

SCAS552B – NOVEMBER 1995 – REVISED SEPTEMBER 2002

**recommended operating conditions (see Note 3)**

		SN54AC563		SN74AC563		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2	6	2	6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1	2.1	2.1	V
		V <sub>CC</sub> = 4.5 V	3.15	3.15	3.15	
		V <sub>CC</sub> = 5.5 V	3.85	3.85	3.85	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V	0.9	0.9	0.9	V
		V <sub>CC</sub> = 4.5 V	1.35	1.35	1.35	
		V <sub>CC</sub> = 5.5 V	1.65	1.65	1.65	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V	-12	-12	-12	mA
		V <sub>CC</sub> = 4.5 V	-24	-24	-24	
		V <sub>CC</sub> = 5.5 V	-24	-24	-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V	12	12	12	mA
		V <sub>CC</sub> = 4.5 V	24	24	24	
		V <sub>CC</sub> = 5.5 V	24	24	24	
Δt/Δv	Input transition rise or fall rate		8	8	8	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54AC563	SN74AC563	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.99		2.9	2.9	2.9	V
		4.5 V	4.49		4.4	4.4	4.4	
		5.5 V	5.49		5.4	5.4	5.4	
	I <sub>OH</sub> = -12 mA	3 V	2.56		2.48	2.48	2.46	
		4.5 V	3.86		3.8	3.8	3.76	
		5.5 V	4.86		4.8	4.8	4.76	
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	5.5 V			3.85	3.85	3.85	V
		3 V	0.002	0.1		0.1	0.1	
		4.5 V	0.001	0.1		0.1	0.1	
	I <sub>OL</sub> = 12 mA	5.5 V	0.001	0.1		0.1	0.1	
		3 V		0.36		0.5	0.44	
		4.5 V		0.36		0.5	0.44	
I <sub>I</sub>	I <sub>OL</sub> = 24 mA	5.5 V		0.36		0.5	0.44	V
		5.5 V		0.36		0.5	0.44	
	I <sub>OL</sub> = 75 mA†	5.5 V			1.65	1.65	1.65	
		5.5 V						
		5.5 V						
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V	±0.1		±1	±1	±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8			80	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54AC563, SN74AC563  
OCTAL D-TYPE TRANSPARENT LATCHES  
WITH 3-STATE OUTPUTS**

SCAS552B – NOVEMBER 1995 – REVISED SEPTEMBER 2002

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)**

		$T_A = 25^\circ\text{C}$			SN54AC563		SN74AC563		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	
$t_W$	Pulse duration, LE high	6		8		7		ns	
$t_{SU}$	Setup time, data before LE $\downarrow$	2.5		5		3		ns	
$t_h$	Hold time, data after LE $\downarrow$	2		3		2		ns	

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

		$T_A = 25^\circ\text{C}$			SN54AC563		SN74AC563		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	
$t_W$	Pulse duration, LE high	4		6		5		ns	
$t_{SU}$	Setup time, data before LE $\downarrow$	2		4.5		2.5		ns	
$t_h$	Hold time, data after LE $\downarrow$	2		3		2		ns	

**switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			SN54AC563		SN74AC563		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	$\bar{Q}$	3.5	5.3	13	1.5	16.5	3.5	15	ns
$t_{PHL}$			3.5	5.6	12	1.5	15.5	3.5	14	
$t_{PLH}$	LE	$\bar{Q}$	3.5	4.6	13	1.5	16.5	3.5	15	ns
$t_{PHL}$			3.5	4.8	12	1.5	15.5	3.5	14	
$t_{PZH}$	$\bar{OE}$	$\bar{Q}$	2.5	5.3	11	1.5	13.5	2.5	12	ns
$t_{PZL}$			3	5.4	11	1.5	14	3.5	12.5	
$t_{PHZ}$	$\bar{OE}$	$\bar{Q}$	4	6	12.5	1.5	15	4.5	13.5	ns
$t_{PLZ}$			2	5.1	9.5	1.5	12	2.5	10.5	

**switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			SN54AC563		SN74AC563		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	$\bar{Q}$	2	5.3	10	1.5	13	2	11.5	ns
$t_{PHL}$			2	5.6	9.5	1.5	12.5	2	11	
$t_{PLH}$	LE	$\bar{Q}$	2	4.6	9.5	1.5	12.5	2	11	ns
$t_{PHL}$			2	4.8	8.5	1.5	11.5	2	9.5	
$t_{PZH}$	$\bar{OE}$	$\bar{Q}$	2	5.3	9	1.5	11.5	2	10	ns
$t_{PZL}$			1.5	5.4	8.5	1.5	11	2	9.5	
$t_{PHZ}$	$\bar{OE}$	$\bar{Q}$	2	6	11	1.5	13.5	2	12	ns
$t_{PLZ}$			1.5	5.1	8	1.5	10.5	1.5	9	

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**


PARAMETER	TEST CONDITIONS			TYP	UNIT
	C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz		
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	25	pF	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	Open

LOAD CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ . D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

**Mailing Address:**

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265