

# **NDS9955**


# **Dual N-Channel Enhancement Mode Field Effect Transistor**

## **General Description**


SO-8 N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to provide superior switching performance and minimize on-state resistance. These devices are particularly suited for low voltage applications such as disk drive motor control, battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

## **Features**

- $\begin{tabular}{ll} \blacksquare & 3.0 \ A, 50 \ V. \ R_{\rm DS(ON)} = 0.130 \ \Omega \ @ \ V_{\rm GS} = 10 \ V, \\ R_{\rm DS(ON)} = 0.200 \ \Omega \ @ \ V_{\rm GS} = 4.5 \ V. \\ \end{tabular}$
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.








# **Absolute Maximum Ratings** $T_A = 25^{\circ}\text{C}$ unless other wise noted

Symbol	Parameter	NDS9955	Units
V <sub>DSS</sub>	Drain-Source Voltage	50	V
/ <sub>GSS</sub>	Gate-Source Voltage	±20	V
D	Drain Current - Continuous (Note 1a)	3	А
	- Pulsed	10	
$P_{D}$	Power Dissipation for Dual Operation	2	W
	Power Dissipation for Single Operation (Note 1a)	1.6	
	(Note 1b)	1	
	(Note 1c)	0.9	
J,T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150	°C
THERMA	L CHARACTERISTICS		
R <sub>eya</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
R <sub>euc</sub>	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
3V <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		50			V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25 °C			60		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 40 \text{ V}, \ V_{GS} = 0 \text{ V}$				2	μA
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHARA	CTERISTICS (Note 2)	<u>.                                      </u>					
GS(th)	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1	1.7	3	V
			T <sub>J</sub> =125°C	0.7		2.2	
DS(ON)	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 3 \text{ A}$	•		0.076	0.13	Ω
			T <sub>J</sub> =125°C		0.124	0.2	
		$V_{GS} = 4.5 \text{ V}, I_D = 1.5 \text{ A}$	1 -		0.103	0.2	
			T <sub>J</sub> =125°C		0.166	0.3	
)(ON)	On-State Drain Current	$V_{GS} = 10 \text{ V}, \ V_{DS} = 10 \text{ V}$	'	10			Α
FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 3 \text{ A}$			5.3		S
	CH ARACTERISTICS						
iss	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			345		pF
oss	Output Capacitance				110		pF
rss	Reverse Transfer Capacitance				25		pF
WITCHING	CHARACTERISTICS (Note 2)	<u>.                                      </u>					
D(on)	Turn - On Delay Time	$V_{DS} = 25 \text{ V}, I_{D} = 1 \text{ A}$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$			5	20	ns
	Turn - On Rise Time				7.5	20	
D(off)	Turn - Off Delay Time				20	70	
7(011)	Turn - Off Fall Time				7	5	
$Q_{g}$	Total Gate Charge	$V_{DS} = 25 \text{ V}, I_{D} = 2 \text{ A},$			12.9	30	nC
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 10 V			1.7		
) <sub>ad</sub>	Gate-Drain Charge				3.2		
RAIN-SOU	IRCE DIODE CHARACTERISTICS AND MA	XIMUM RATINGS		•			
3	Maximum Continuous Drain-Source Diode F	le Forward Current				1.3	Α
, SD	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 1.3 \text{ A}$ (Not	e 2)		0.8	1.2	V
r	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{F} = 1.3 \text{ A},$ $dI_{F}/dt = 100 \text{ A/}\mu\text{s}$			40		ns
rr	Reverse Recovery Current				1.5		Α


1. R<sub>BA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>BAC</sub> is guaranteed by design while R<sub>BCA</sub> is determined by the user's board design.



a. 78°C/W on a 0.5 in² pad of 2oz copper.

Scale 1 : 1 on letter size paper





2. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2.0%.

# **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation With Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Electrical Characteristics (continued)**







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. thermal response will change depending on the circuit board design.

Transient

## **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

E<sup>2</sup>CMOS<sup>™</sup> PowerTrench<sup>™</sup>

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}6} \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}8} \\ \end{array}$ 

## **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.