

FEATURES

- +3.3V or +5V Power Supply
- Typical Supply Current of 29mA
- Current-Mode Logic Outputs
- Optional Output Squelch
- Loss of Signal Detect
- Output Offset Correction
- Typical Rise/Fall Times of 80ps
- Available in 24-Pin QFP-N, TSSOP-16, and Bare Die


APPLICATIONS

- SONET/SDH at 155MHz, 622Mb/s, 1.244Gb/s, 2.488Gb/s
- Full-Speed Fibre Channel (1.062Gb/s/2.124Gb/s)
- Small Form Factor Transceivers
- ATM Optical Receivers

GENERAL DESCRIPTION

The VSC7959 is a single-supply limiting amplifier with Loss of Signal (LOS) detect for SONET/SDH and Fibre Channel applications up to 2.5Gb/s. The VSC7959 provides a constant output signal swing for a wide range of input voltages and has Common-Mode Logic (CML) outputs. Key features of the VSC7959 include the rms power detectors for programmable LOS detection, optional output squelch, excellent jitter performance, and fast edge rates. The VSC7959 is available in die form, a TSSOP-16 package, or a 24-pin QFP-N package.

VSC7959 Block Diagram



ELECTRICAL SPECIFICATIONS

DC Characteristics

Over Recommended Operating Conditions.

Table 1. DC Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
|-------------------|---|-------|-----|-----|------|------------------------------------|
| V _{CC} | Power supply voltage | 3.135 | | 5.5 | V | |
| I _{CC} | Power supply current ⁽¹⁾ | | 29 | 37 | mA | V _{CC} = 3.3V. |
| | | | 33 | 43 | mA | V _{CC} = 5V. |
| I _{EE} | Power supply current including load current ⁽¹⁾ | | 37 | 45 | mA | V _{CC} = 3.3V. |
| | | | 41 | 61 | mA | V _{CC} = 5V. |
| I _{CCSQ} | Power supply current when squelched ⁽¹⁾ | | 17 | 29 | mA | V _{CC} = 3.3V. |
| | | | 20 | 35 | mA | V _{CC} = 5V. |
| I _{EESQ} | Power supply current including load current when squelched ⁽¹⁾ | | 18 | 30 | mA | V _{CC} = 3.3V. |
| | | | 21 | 36 | mA | V _{CC} = 5V. |
| I _{SQ} | Squelch input current | 0 | | 400 | μA | |
| PSRR | Power supply rejection ratio | 20 | 30 | | dB | f < 2MHz, V _{IN} = 100mV. |

1. See Figure 1 for supply current measurement setup.

AC Characteristics

Over Recommended Operating Conditions. All AC voltage measurements are differential peak-to-peak, unless otherwise noted.

Table 2. AC Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
|---------------------------------|-------------------------------------|-----|-----|------|------|--|
| | Maximum data rate | 2.5 | | | Gb/s | |
| V _{IN} | Input voltage range | 5 | | 1200 | mV | |
| J _D | Deterministic jitter ⁽¹⁾ | | | 30 | ps | V _{IN} > 10mV. |
| | | | 45 | | ps | V _{IN} = 5mV differential, V _{CC} = +3.3V. |
| J _R | Random jitter ⁽²⁾ | | | 8 | ps | RMS, V _{IN} > 10mV. |
| | | | 10 | | ps | V _{IN} = 5mV differential, V _{CC} = +3.3V. |
| t _R , t _F | Rise and fall times | | 80 | 110 | ps | 20% to 80%, V _{IN} > 10mV. |
| | | | 130 | | ps | 20% to 80%, V _{IN} = 5mV differential. |
| V _N | Input referred noise | | 100 | | μV | RMS, IN+ to IN-. |
| R _{DIFF} | Differential input resistance | | 100 | | Ω | IN+ to IN-. |
| f _L | Low frequency cut-off | | 210 | | kHz | C _Z open. |
| | | | | 10 | kHz | C _Z = 0.1μF. |
| V _{SQ} | Output signal when squelched | | 20 | | mV | Output AC-coupled. |

Table 2. AC Characteristics (continued)

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
|------------------|--------------------|------|-----|------|------|--|
| V _{CML} | CML output voltage | 550 | 700 | 1200 | mV | LEVEL = open, R _L = 50Ω ⁽³⁾ . V _{IN} > 10mV. See "Voltage Inputs vs. Voltage Output" in "Typical Operating Characteristics" on page 7. |
| | | 1100 | | 1800 | mV | LEVEL = GND, R _L = 75Ω. |
| | | | | 20 | mV | Squelched. |
| | | | 560 | | mV | V _{IN} = 5mV differential, V _{CC} = +3.3V. |
| Z _O | Output testistance | | 100 | | Ω | Single-ended. |

1. Deterministic jitter measured peak-to-peak with K28.5 pattern.
2. Random jitter measured with minimum input.
3. Connect LEVEL to GND for higher output voltage.

Table 3. Loss of Signal Specifications

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
|-------------------|--------------------------|-----|-----|-----|------|---|
| H _{LOS} | LOS hysteresis | 2.2 | 4.0 | 5.5 | dB | H _{LOS} = 20 log (V _{THD} /V _{THA}) K28.5 pattern. |
| t _{LOS} | LOS assert/deassert time | | 1.0 | | μs | Response time for a 10dB change in input power. |
| V _{THA} | LOS assert threshold | 15 | | | mV | R _{TH} = 5.6kΩ, f = 2.5Gb/s, K28.5 pattern. |
| V _{THD} | LOS deassert threshold | | | 35 | mV | R _{TH} = 5.6kΩ, f = 2.5Gb/s, K28.5 pattern. |
| V _{LOSH} | LOS output HIGH voltage | 2.4 | 3.5 | | V | I _{LOS} = -30μA. |
| V _{LOSL} | LOS output LOW voltage | | | 0.3 | V | I _{LOS} = 1.2mA. |

Table 4. Loss of Signal Truth Table

| SQUELCH | LOS | Output |
|---------|------|--------|
| HIGH | LOW | On |
| LOW | HIGH | On |
| HIGH | HIGH | Off |
| LOW | LOW | On |

Recommended Operating Conditions

Table 5. Recommended Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
|---------------------|--|--------|------|------|------|-----------|
| V _{CC_3.3} | Power supply voltage for 3.3V operation | +3.135 | +3.3 | +5.5 | V | |
| V _{CC_5} | Power supply voltage for 5V operation | +3.135 | +5.0 | +5.5 | V | |
| T _J | Junction temperature range | −40 | | +100 | °C | |
| T | Operating temperature range ⁽¹⁾ | −40 | | +85 | °C | |

1. Lower limit of specification is ambient temperature and upper limit is case temperature

Absolute Maximum Ratings

Table 6. Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Unit |
|------------------|--|---------------------|-----------------------|------|
| V _{CC} | Power supply voltage | −0.5 | +6 | V |
| | Voltage at IN+, IN− | V _{CC} − 3 | V _{CC} + 0.5 | V |
| | Voltage at SQUELCH, LOS, $\overline{\text{LOS}}$, TH, LEVEL | −0.5 | V _{CC} + 0.5 | V |
| | Differential input voltage (IN+, IN−) | | 2.5 | V |
| | Continuous current at CML outputs (OUT+, OUT−) | | 25 | mA |
| | Current into LOS, $\overline{\text{LOS}}$ | −2 | +3 | mA |
| T _J | Junction temperature | −55 | +125 | °C |
| T _S | Storage temperature | −55 | +150 | °C |
| V _{ESD} | ESD voltage (Human Body Model) | −2500 | +2500 | V |

Stresses listed under Absolute Maximum Ratings may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE

This device can be damaged by ESD. Vitesse recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures may adversely affect reliability of the device.

FUNCTIONAL DESCRIPTION

The VSC7959 is a high-speed limiting amplifier with LOS detect. The VSC7959 is designed to operate with a +3.3V or +5V supply in SONET/SDH and Fibre Channel applications up to 2.5Gb/s. The VSC7959 has CML outputs. Key features of the VSC7959 are LOS detect, output offset correction, output squelch, low power supply current, and fast rise/fall times.

The inputs of the VSC7959 provide 100Ω input impedance between IN+ and IN– and are intended to be AC-coupled. The CML output circuits are designed to tolerate output impedance mismatches and may be AC- or DC-coupled.

LOS Detect

LOS Detect utilizes an RMS power detector with programmable LOS indicator to provide two outputs, LOS and $\overline{\text{LOS}}$. The input, TH, is used to set the threshold at which the LOS detector outputs (LOS and $\overline{\text{LOS}}$) change state. See [Table 3, "Loss of Signal Specifications" on page 3](#) for setting the resistor value between TH and ground. [Table 4, "Loss of Signal Truth Table" on page 3](#) clarifies the interaction of LOS and SQUELCH.

Optional Squelch

Squelch is disabled when SQUELCH is not connected or is set to TTL low level. When SQUELCH is set to a TTL high level and LOS is asserted, the data outputs, OUT+ and OUT– are forced to static levels. If LOS is not asserted, the outputs will not be squelched.

Offset Correction

The offset correction feature is provided to ensure that the offsets in the limiting amplifier coupled with its gain do not cause the output buffer to give a false output. Because of the high gain of the amplifier, offset correction using a low-frequency feedback loop reduces input offset. If no component is placed between pins CZ1 and CZ2, the low frequency cut-off is 200kHz. If a 0.1μF capacitor is placed between CZ1 and CZ2, the low frequency cut-off is lowered to approximately 2kHz. For Fibre Channel and Gigabit Ethernet applications, leave pins CZ1 and CZ2 open. For ATM/SONET and other scrambled non-return-to-zero (NRZ) applications, place a 0.1μF capacitor between CZ1 and CZ2. This maintains a one-decade separation between the lowest input frequency and the low frequency cut-off. The low frequency cut-off of the offset correction loop is given by the following equation:

$$\begin{aligned} f_{\text{OC}} &= 43 / [2\pi * 35k (C_Z + 100\text{pF})] \\ &= 196 \cdot 10^{-6} / (C_Z + 100\text{pF}) \\ &= 196 \cdot 10^{-6} / (0.1\mu\text{F} + 100\text{pF}) \\ &= 1.96\text{kHz} \end{aligned} \quad (\text{EQ 1})$$

Output Level Control

The LEVEL pin adjusts the output levels to 20mA when grounded and to 16mA when left unconnected.




Figure 1. Supply Current Measurement






Figure 2. Output Terminations

TYPICAL OPERATING CHARACTERISTICS


$T_A = +25^\circ\text{C}$.




Differential Voltage Input vs. Voltage Output




LOS Sensitivity
 $f = 2.5\text{GHz}$, $V_{SS} = +3.3\text{V}$, K28.5 Pattern




LOS Hysteresis
 $f = 2.5\text{Gb/s}$, $V_{SS} = +3.3\text{V}$, K28.5 Pattern



LOS Typical Distribution
Assert/Deassert, $R_{TH} = 5.6\text{k}\Omega$



LOS Typical Distribution
Hysteresis, $R_{TH} = 5.6\text{k}\Omega$



PCB LAYOUT GUIDELINES

Use high frequency PCB layout techniques with solid ground planes to minimize crosstalk and EMI. Keep high speed traces as short as possible for signal integrity. The output traces to the laser diode must be short to minimize inductance. Short output traces will provide best performance.

BARE DIE AND PACKAGE INFORMATION




Figure 3. Pad Diagram for Bare Die (-W)

Table 7. Coordinates for Bare Die (-W)

| Pad Name | Pad Number | Coordinates (μm) | | Description |
|-------------------------|------------|------------------|----------|--|
| | | X | Y | |
| CZ1 | 1 | 270.525 | 1359.05 | Offset correction loop capacitor. Place capacitor between this pin and CZ2 to alter time constant of offset correction loop. |
| CZ2 | 2 | 80.95 | 1170.525 | Offset correction loop capacitor. Place capacitor between this pin and CZ1 to alter time constant of offset correction loop. |
| GND | 3 | 80.95 | 990.525 | Supply ground. |
| IN+ | 4 | 80.95 | 810.525 | Noninverted data input. |
| IN- | 5 | 80.95 | 630.525 | Inverted data input. |
| GND | 6 | 80.95 | 450.525 | Supply ground. |
| LEVEL | 7 | 80.95 | 270.525 | Output current level. This pin may be either connected to ground or left unconnected. Connecting to ground causes output current to be 20mA. The output is 16mA when left unconnected. |
| TH | 8 | 270.525 | 80.95 | Loss of Signal (LOS) threshold. Connect a resistor from this pin to ground to set the input signal level at which LOS outputs will be asserted. |
| $\overline{\text{LOS}}$ | 9 | 1169.475 | 80.95 | Inverted Loss of Signal output. LOS is HIGH for input signals above the threshold programmed by TH. |
| LOS | 10 | 1359.05 | 270.525 | Noninverted Loss of Signal output. LOS is LOW for input signals above the threshold programmed by TH. |
| VCC | 11 | 1359.05 | 450.525 | Power supply. |
| OUT- | 12 | 1359.05 | 630.525 | Inverted data output. |
| OUT+ | 13 | 1359.05 | 810.525 | Noninverted data output. |
| VCC | 14 | 1359.05 | 990.525 | Power supply. |
| SQUELCH | 15 | 1359.05 | 1170.525 | Squelch input. Squelch is disabled if this pin is unconnected or set LOW. When SQUELCH is HIGH, OUT+ and OUT- are forced to static levels. |
| NC | 16 | 1169.475 | 1359.05 | No connection. |





Figure 4. Pin Diagram for TSSOP-16 (YD)

Table 8: Pin Identifications for TSSOP-16 (YD)

| Pin Name | Pin Number | Description |
|-------------------------|------------|--|
| CZ1 | 1 | Offset correction loop capacitor. Place capacitor between this pin and CZ2 to alter time constant of offset correction loop. |
| CZ2 | 2 | Offset correction loop capacitor. Place capacitor between this pin and CZ1 to alter time constant of offset correction loop. |
| GND | 3 | Supply ground. |
| IN+ | 4 | Noninverted input signal. |
| IN- | 5 | Inverted input signal. |
| GND | 6 | Supply ground. |
| LEVEL | 7 | Output current level. This pin may be either connected to ground or left unconnected. Connecting to ground causes output current to be 20mA. The output is 16mA when left unconnected. |
| TH | 8 | Loss of Signal (LOS) threshold. Connect a resistor from this pin to ground to set the input signal level at which LOS outputs will be asserted. |
| $\overline{\text{LOS}}$ | 9 | Inverted Loss of Signal output. LOS is HIGH for input signals above the threshold programmed by TH. |
| LOS | 10 | Noninverted Loss of Signal output. LOS is LOW for input signals above the threshold programmed by TH. |
| VCC | 11 | Power supply. |
| OUT- | 12 | Inverted data output. |
| OUT+ | 13 | Noninverted data output. |
| VCC | 14 | Power supply. |
| SQUELCH | 15 | Squelch input. Squelch is disabled if this pin is unconnected or set LOW. When SQUELCH is HIGH, OUT+ and OUT- are forced to static levels when LOS is HIGH. |
| NC | 16 | No connection. |






Figure 6. Package Drawing for TSSOP-16 (YD)




Figure 7. Package Drawing for 24-Pin QFP-N (YF)

Moisture Sensitivity Level

This device is rated moisture sensitivity level 3 or better as specified in JEDEC standard IPC/JEDEC J-STD-020B. For more information, see the JEDEC standard.

ORDERING INFORMATION

VSC7959 CML Limiting Amplifier with LOS Detect

| Part Number | Description |
|-------------|---------------------------------------|
| VSC7959YD-1 | TSSOP-16, 4.4mm x 5mm body |
| VSC7959YF-1 | 24-pin QFP-N, 4mm x 4mm leadless body |
| VSC7959-W | Bare die in waffle pack |

CORPORATE HEADQUARTERS
Vitesse Semiconductor Corporation
741 Calle Plano
Camarillo, CA 93012
Tel: 1-800-VITESSE • FAX:1-(805) 987-5896

For application support, latest technical literature, and locations of sales offices,
please visit our web site at
www.vitesse.com

Copyright © 2002–2003 by Vitesse Semiconductor Corporation

PRINTED IN THE U.S.A

Vitesse Semiconductor Corporation ("Vitesse") retains the right to make changes to its products or specifications to improve performance, reliability or manufacturability. All information in this document, including descriptions of features, functions, performance, technical specifications and availability, is subject to change without notice at any time. While the information furnished herein is held to be accurate and reliable, no responsibility will be assumed by Vitesse for its use. Furthermore, the information contained herein does not convey to the purchaser of microelectronic devices any license under the patent right of any manufacturer.

Vitesse products are not intended for use in life support products where failure of a Vitesse product could reasonably be expected to result in death or personal injury. Anyone using a Vitesse product in such an application without express written consent of an officer of Vitesse does so at their own risk, and agrees to fully indemnify Vitesse for any damages that may result from such use or sale.

Vitesse Semiconductor Corporation is a registered trademark. All other products or service names used in this publication are for identification purposes only, and may be trademarks or registered trademarks of their respective companies. All other trademarks or registered trademarks mentioned herein are the property of their respective holders.

