

PacketClock™ Spread Spectrum Clock Generator

Features

- Integrated phase-locked loop (PLL)
- Low jitter, high-accuracy outputs
- 3.3 V operation
- 25 MHz input frequency
- 33.33-MHz or 25-MHz selectable output frequency (-21)

Benefits

- High-performance PLL tailored for spread spectrum application
- Meets critical timing requirements in complex system designs
- Enables application compatibility
- Works with commonly available crystal or driven reference
- Downspread spread spectrum with 30-kHz nominal modulation frequency


For a complete list of related resources, [click here](#).

Frequency Table

for CLKA-D


Part Number	CLKSEL = 0	CLKSEL = 1	Spread%	Parallel Crystal Load
CY26121-21	33.33 MHz	25.00	-2.8%	15 pF

Logic Block Diagram



Pin Configuration

Figure 1. 16-pin TSSOP pinout



Pin Definitions

Pin Name	Pin Number	Description
XIN	1	Reference input Or crystal input
VDD	2	3.3 V voltage supply
AVDD	3	3.3 V analog voltage
CLKSEL	4 (-21)	0 = 33.33 MHz out, 1 = 25 MHz Out. Weak pull-up.
AVSS	5	Analog ground
VSSL	6	CLK ground
CLK(A:D)	7, 8, 9, 12	Clock outputs at V _D DL level
SSON	10	Spread spectrum enable pin 0 = SS off; 1 = SS on. Weak pull-up.
VDDL	11	3.3 V clock voltage supply
VSS	13	Ground
REF	14	Reference output at V _D D level
NC	15	No connect
XOUT ^[1]	16	Crystal output

Notes

1. Float XOUT if XIN is externally driven.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Supply voltage (V_{DD} , AV_{DD} , V_{DDL}) -0.5 to +7.0 V

DC input voltage -0.5 V to $V_{DD} + 0.5$ V

Storage temperature

(Non-condensing) -55 °C to +125 °C

Junction temperature -40 °C to +125 °C

Data retention at $T_j = 125$ °C > 10 years

Package power dissipation 350 mW

Static discharge voltage

(per MIL-STD-883, Method 3015) ≥ 2000 V

Recommended Operating Conditions

Parameter	Description	Min	Typ	Max	Unit
V_{DD} , AV_{DD}	Supply voltage	3.135	3.30	3.465	V
V_{DDL}	Supply voltage for CLK (A-D)	3.135	3.30	3.465	V
T_A	Ambient temperature (industrial temp grade)	-40	—	85	°C
C_{LOAD}	Max. output load capacitance	—	—	15	pF
F_{ref}	Reference frequency	—	25	—	MHz

Crystal Specification

Parameter ^[2]	Description	Min	Typ	Max	Unit
CR_{load}	Crystal load capacitance (-21)	—	15	—	pF
ESR	Equivalent series resistance	—	—	50	Ω

DC Electrical Specifications

Parameter	Description	Condition	Min	Typ	Max	Unit
I_{OH}	Output high current	$V_{OH} = V_{DD} - 0.5$ V, $V_{DD}/V_{DDL} = 3.3$ V	12	24	—	mA
I_{OL}	Output low current	$V_{OL} = 0.5$ V, $V_{DD}/V_{DDL} = 3.3$ V	12	24	—	mA
I_{IH}	Input high current	$V_{IH} = V_{DD}$	—	5	10	μ A
I_{IL}	Input low current	$V_{IL} = 0$ V	—	—	50	μ A
V_{IH}	Input high voltage	CMOS levels	$0.7 \times V_{DD}$	—	—	V
V_{IL}	Input low voltage	CMOS levels	—	—	$0.3 \times V_{DD}$	V
$C_{IN}^{[3]}$	Input capacitance	Input pins excluding XIN	—	—	7	pF
$R_{UP}^{[3]}$	Pull-up resistor on input pins	$V_{DD} = 3.14$ to 3.47 V, measured at $V_{IN} = 0$ V	80	100	150	k Ω
I_{DD}	Supply current	$AV_{DD}/V_{DD}/V_{DDL}$ Current.	—	42	60	mA

Notes

2. A fundamental parallel resonant crystal must be used.
3. Guaranteed by Characterization, not 100% tested.

AC Electrical Specifications

Parameter ^[4]	Description	Condition	Min	Typ	Max	Unit
DC	Output duty cycle	Duty Cycle is defined in Figure 2, 50% of V_{DD}	45	50	55	%
ER	Rising edge rate	Output clock edge rate, measured from 20% to 80% of V_{DD} , $C_{LOAD} = 15$ pF. See Figure 3.	0.8	1.4	–	V/ns
EF	Falling edge rate	Output clock edge rate, measured from 80% to 20% of V_{DD} , $C_{LOAD} = 15$ pF. See Figure 3.	0.8	1.4	–	V/ns
tj	RMS clock cycle-to-cycle Jitter	RMS cycle-to-cycle jitter with spread on. Measured at $V_{DD}/2$.	–	15	40	ps

Voltage and Timing Definitions

Figure 2. Duty Cycle Definition





Figure 3. $ER = (0.6 \times V_{DD}) / t_3$, $EF = (0.6 \times V_{DD}) / t_4$




Notes

4. Guaranteed by Characterization, not 100% tested.

Ordering Information


Ordering Code	Package Type	Operating Range
CY26121KZXI-21	16-pin TSSOP	Industrial, -40 °C to 85 °C
CY26121KZXI-21T	16-pin TSSOP – Tape and Reel	Industrial, -40 °C to 85 °C

Ordering Code Definitions



Package Drawing and Dimensions

Figure 4. 16-pin TSSOP (4.40 mm Body) Z16.173/ZZ16.173 Package Outline, 51-85091




DIMENSIONS IN MM[INCHES] MIN.
MAX.

REFERENCE JEDEC MO-153

PACKAGE WEIGHT 0.05gms

PART #	
Z16.173	STANDARD PKG.
ZZ16.173	LEAD FREE PKG.



51-85091 *E

Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description
ESR	Equivalent Series Resistance
PLL	Phase-Locked Loop
TSSOP	Thin-Shrunk Small Outline Package

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
k Ω	kilohm
MHz	megahertz
μ A	microampere
mA	milliampere
mW	milliwatt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt

Document History Page

Document Title: CY26121, PacketClock™ Spread Spectrum Clock Generator Document Number: 38-07350				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	121669	02/11/03	CKN	New data sheet.
*A	2440886	See ECN	KVM / AESA	Updated Ordering Information : Added part numbers CY26121ZXC-21, CY26121ZXC-21T, CY26121ZXI-21, and CY26121ZXI-21T. Added part numbers CY26121KZC-21, CY26121KZC-21T, CY26121KZI-21, and CY26121KZI-21T. Added part numbers CY26121KZXC-21, CY26121KZXC-21T, CY26121KZXI-21, and CY26121KZXI-21T. Removed part numbers CY26121ZI-11, CY26121ZI-11T, CY26121ZI-31 and CY26121ZI-31T. Added Note "Not recommended for new designs." and referred in some MPNs. Updated to new template.
*B	2899683	03/26/10	KVM	Removed reference to -2, -3, -11, -31 parts in all instances across the document. Updated Ordering Information : Removed inactive parts. Removed Note "Not recommended for new designs." and its references. Updated Package Drawing and Dimensions .
*C	3383431	09/26/2011	PURU	Updated Logic Block Diagram. Added Ordering Code Definitions . Updated Package Drawing and Dimensions . Added Acronyms and Units of Measure .
*D	4556342	10/30/2014	TAVA	Updated Package Drawing and Dimensions : spec 51-85091 – Changed revision from *C to *E. Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2003-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.