



16-Lane 4-Port Gen2 PCI Express® Switch

89HPES16T4AG2 Data Sheet

Device Overview

The 89HPES16T4AG2 is a member of IDT's PRECISE™ family of PCI Express® switching solutions. The PES16T4AG2 is a 16-lane, 4-port Gen2 peripheral chip that performs PCI Express Base switching with a feature set optimized for high performance applications such as servers, storage, and communications/networking. It provides connectivity and switching functions between a PCI Express upstream port and up to three downstream ports and supports switching between downstream ports.

Features

◆ High Performance PCI Express Switch

- Sixteen 5 Gbps Gen2 PCI Express lanes
- Four switch ports
 - One x8 or x4 upstream port
 - Up to three x4 downstream ports
- Low latency cut-through switch architecture
- Support for Max Payload Size up to 2048 bytes
- One virtual channel
- Eight traffic classes
- PCI Express Base Specification Revision 2.0 compliant

◆ Flexible Architecture with Numerous Configuration Options

- Automatic per port link width negotiation to x8, x4, x2 or x1
- Automatic lane reversal on all ports
- Automatic polarity inversion
- Ability to load device configuration from serial EEPROM

◆ Legacy Support

- PCI compatible INTx emulation
- Bus locking

◆ Highly Integrated Solution

- Incorporates on-chip internal memory for packet buffering and queueing
- Integrates sixteen 5 Gbps embedded SerDes with 8b/10b encoder/decoder (no separate transceivers needed)
 - Receive equalization (RxEQ)

◆ Reliability, Availability, and Serviceability (RAS) Features

- Internal end-to-end parity protection on all TLPs ensures data integrity even in systems that do not implement end-to-end CRC (ECRC)
- Supports ECRC and Advanced Error Reporting
- All internal data and control RAMs are SECDED ECC protected
- Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
- Compatible with Hot-Plug I/O expanders used on PC motherboards
- Supports Hot-Swap

Block Diagram




Figure 1 Internal Block Diagram

◆ Power Management

- Utilizes advanced low-power design techniques to achieve low typical power consumption
- Support PCI Express Power Management Interface specification (PCI-PM 2.0)
- Unused SerDes are disabled.
- Supports Advanced Configuration and Power Interface Specification, Revision 2.0 (ACPI) supporting active link state

◆ Testability and Debug Features

- Built in Pseudo-Random Bit Stream (PRBS) generator
- Numerous SerDes test modes
- Ability to read and write any internal register via the SMBus
- Ability to bypass link training and force any link into any mode
- Provides statistics and performance counters

◆ Seven General Purpose Input/Output Pins

- Each pin may be individually configured as an input or output
- Each pin may be individually configured as an interrupt input
- Some pins have selectable alternate functions

◆ Packaged in a 19mm x 19mm, 324-ball Flip Chip BGA with 1mm ball spacing

Product Description

Utilizing standard PCI Express interconnect, the PES16T4AG2 provides the most efficient fan-out solution for applications requiring high throughput, low latency, and simple board layout with a minimum number of board layers. It provides 16 GBps (128 Gbps) of aggregated, full-duplex switching capacity through 16 integrated serial lanes, using proven and robust IDT technology. Each lane provides 5 Gbps of bandwidth in both directions and is fully compliant with PCI Express Base Specification, Revision 2.0.

The PES16T4AG2 is based on a flexible and efficient layered architecture. The PCI Express layer consists of SerDes, Physical, Data Link and Transaction layers in compliance with PCI Express Base specification Revision 2.0. The PES16T4AG2 can operate either as a store and forward or cut-through switch and is designed to switch memory and I/O transactions. It supports eight Traffic Classes (TCs) and one Virtual Channel (VC) with sophisticated resource management to enable efficient switching and I/O connectivity for servers, storage, and embedded processors with limited connectivity.




Figure 2 I/O Expansion Application

SMBus Interface

The PES16T4AG2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES16T4AG2, allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register values of the PES16T4AG2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug I/O expander.

Two pins make up each of the two SMBus interfaces. These pins consist of an SMBus clock pin and an SMBus data pin. The Master SMBus address is hardwired to 0x50, and the slave SMBus address is hardwired to 0x77.

As shown in Figure 3, the master and slave SMBuses may be used in a unified or split configuration. In the unified configuration, shown in Figure 3(a), the master and slave SMBuses are tied together and the PES16T4AG2 acts both as a SMBus master as well as a SMBus slave on this bus. This requires that the SMBus master or processor that has access to PES16T4AG2 registers supports SMBus arbitration. In some systems, this SMBus master interface may be implemented using general purpose I/O pins on a processor or micro controller, and may not support SMBus arbitration. To support these systems, the PES16T4AG2 may be configured to operate in a split configuration as shown in Figure 3(b).

In the split configuration, the master and slave SMBuses operate as two independent buses and thus multi-master arbitration is never required. The PES16T4AG2 supports reading and writing of the serial EEPROM on the master SMBus via the slave SMBus, allowing in system programming of the serial EEPROM.




Figure 3 SMBus Interface Configuration Examples

Hot-Plug Interface

The PES16T4AG2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the PES16T4AG2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES16T4AG2 generates an SMBus transaction to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin (alternate function of GPIO) of the PES16T4AG2. In response to an I/O expander interrupt, the PES16T4AG2 generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.

General Purpose Input/Output

The PES16T4AG2 provides 7 General Purpose Input/Output (GPIO) pins that may be used by the system designer as bit I/O ports. Each GPIO pin may be configured independently as an input or output through software control. Some GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.

Pin Description

The following tables list the functions of the pins provided on the PES16T4AG2. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.

Signal	Type	Name/Description
PE0RP[3:0] PE0RN[3:0]	I	PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pairs for port 0. Port 0 is the upstream port.
PE0TP[3:0] PE0TN[3:0]	O	PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pairs for port 0. Port 0 is the upstream port.
PE1RP[3:0] PE1RN[3:0]	I	PCI Express Port 1 Serial Data Receive. Differential PCI Express receive pairs for port 1.
PE1TP[3:0] PE1TN[3:0]	O	PCI Express Port 1 Serial Data Transmit. Differential PCI Express transmit pairs for port 1.
PE2RP[3:0] PE2RN[3:0]	I	PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pairs for port 2.
PE2TP[3:0] PE2TN[3:0]	O	PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pairs for port 2.
PE3RP[3:0] PE3RN[3:0]	I	PCI Express Port 3 Serial Data Receive. Differential PCI Express receive pairs for port 3.
PE3TP[3:0] PE3TN[3:0]	O	PCI Express Port 3 Serial Data Transmit. Differential PCI Express transmit pairs for port 3.
PEREFCLKP PEREFCLKN	I	PCI Express Reference Clock. Differential reference clock pair input. This clock is used as the reference clock by on-chip PLLs to generate the clocks required for the system logic and on-chip SerDes. The frequency of the differential reference clock is set at 100 MHz.

Table 1 PCI Express Interface Pins

Signal	Type	Name/Description
MSMBCLK	I/O	Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the master SMBus which operates at 400 KHz.
MSMBDAT	I/O	Master SMBus Data. This bidirectional signal is used for data on the master SMBus which operates at 400 KHz.
SSMBCLK	I/O	Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the slave SMBus.
SSMBDAT	I/O	Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus.

Table 2 SMBus Interface Pins

Signal	Type	Name/Description
GPIO[0]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: P2RSTN Alternate function pin type: Output Alternate function: Reset output for downstream port 2.
GPIO[1]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin.
GPIO[2]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN0 Alternate function pin type: Input Alternate function: I/O expander interrupt 0 input.
GPIO[7]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: GPEN Alternate function pin type: Output Alternate function: General Purpose Event (GPE) output
GPIO[8]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: P1RSTN Alternate function pin type: Output Alternate function: Reset output for downstream port 1
GPIO[9]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: P3RSTN Alternate function pin type: Output Alternate function: Reset output for downstream port 3
GPIO[10]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin.

Table 3 General Purpose I/O Pins

Signal	Type	Name/Description
CCLKDS	I	Common Clock Downstream. The assertion of this pin indicates that all downstream ports are using the same clock source as that provided to downstream devices. This bit is used as the initial value of the Slot Clock Configuration bit in all of the Link Status Registers for downstream ports. The value may be overridden by modifying the SCLK bit in each downstream port's PCIELSTS register.
CCLKUS	I	Common Clock Upstream. The assertion of this pin indicates that the upstream port is using the same clock source as the upstream device. This bit is used as the initial value of the Slot Clock Configuration bit in the Link Status Register for the upstream port. The value may be overridden by modifying the SCLK bit in the P0_PCIESTS register.
P01MERGEN	I	Port 0 and 1 Merge. P01MERGEN is an active low signal. It is pulled high internally via a 92K ohm resistor. When this pin is low, port 0 is merged with port 1 to form a single x8 port. The Serdes lanes associated with port 1 become lanes 4 through 7 of port 0. When this pin is high, port 0 and port 1 are not merged, and each operates as a single x4 port.
P23MERGEN	I	Port 2 and 3 Merge. P23MERGEN is an active low signal. It is pulled high internally via a 92K ohm resistor. When this pin is low, port 2 is merged with port 3 to form a single x8 port. The Serdes lanes associated with port 3 become lanes 4 through 7 of port 2. When this pin is high, port 2 and port 3 are not merged, and each operates as a single x4 port.
PERSTN	I	Fundamental Reset. Assertion of this signal resets all logic inside PES16T4AG2 and initiates a PCI Express fundamental reset.
SWMODE[2:0]	I	Switch Mode. These configuration pins determine the PES16T4AG2 switch operating mode. 0x0 - Normal switch mode 0x1 - Normal switch mode with Serial EEPROM initialization 0x2 - through 0x7 Reserved These pins should be static and not change following the negation of PERSTN.

Table 4 System Pins

Signal	Type	Name/Description
JTAG_TCK	I	JTAG Clock. This is an input test clock used to clock the shifting of data into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system clock with a nominal 50% duty cycle.
JTAG_TDI	I	JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG Controller.

Table 5 Test Pins (Part 1 of 2)

Signal	Type	Name/Description
JTAG_TDO	O	JTAG Data Output. This is the serial data shifted out from the boundary scan logic or JTAG Controller. When no data is being shifted out, this signal is tri-stated.
JTAG_TMS	I	JTAG Mode. The value on this signal controls the test mode select of the boundary scan logic or JTAG Controller.
JTAG_TRST_N	I	JTAG Reset. This active low signal asynchronously resets the boundary scan logic and JTAG TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in functional mode, one of the following should occur: 1) actively drive this signal low with control logic 2) statically drive this signal low with an external pull-down on the board

Table 5 Test Pins (Part 2 of 2)

Signal	Type	Name/Description
REFRES0	I/O	Port 0 External Reference Resistor. Provides a reference for the Port 0 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES1	I/O	Port 1 External Reference Resistor. Provides a reference for the Port 1 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES2	I/O	Port 2 External Reference Resistor. Provides a reference for the Port 2 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES3	I/O	Port 3 External Reference Resistor. Provides a reference for the Port 3 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
V _{DD} CORE	I	Core V_{DD}. Power supply for core logic.
V _{DD} I/O	I	I/O V_{DD}. LVTTTL I/O buffer power supply.
V _{DD} PEA	I	PCI Express Analog Power. Serdes analog power supply (1.0V).
V _{DD} PEHA	I	PCI Express Analog High Power. Serdes analog power supply (2.5V).
V _{DD} PETA	I	PCI Express Transmitter Analog Voltage. Serdes transmitter analog power supply (1.0V).
V _{SS}	I	Ground.

Table 6 Power, Ground, and SerDes Resistor Pins

Pin Characteristics

Note: Some input pads of the PES16T4AG2 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, any input pin left floating can cause a slight increase in power consumption.

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor ¹	Notes
PCI Express Interface	PE0RN[3:0]	I	PCIe differential ²	Serial Link		
	PE0RP[3:0]	I				
	PE0TN[3:0]	O				
	PE0TP[3:0]	O				
	PE1RN[3:0]	I				
	PE1RP[3:0]	I				
	PE1TN[3:0]	O				
	PE1TP[3:0]	O				
	PE2RN[3:0]	I				
	PE2RP[3:0]	I				
	PE2TN[3:0]	O				
	PE2TP[3:0]	O				
	PE3RN[3:0]	I				
	PE3RP[3:0]	I				
	PE3TN[3:0]	O				
	PE3TP[3:0]	O				
	PEREFCLKN	I	HCSL	Diff. Clock Input		Refer to Table 8
	PEREFCLKP	I				
SMBus	MSMBCLK	I/O		STI ³		pull-up on board
	MSMBDAT	I/O		STI		pull-up on board
	SSMBCLK	I/O		STI		pull-up on board
	SSMBDAT	I/O		STI		pull-up on board
General Purpose I/O	GPIO[10:7, 2:0]	I/O	LVTTTL	STI, High Drive	pull-up	
System Pins	CCLKDS	I	LVTTTL	Input	pull-up	
	CCLKUS	I		Input	pull-up	
	P01MERGEN	I			pull-up	
	P23MERGEN	I			pull-up	
	PERSTN	I		STI		
	SWMODE[2:0]	I		Input	pull-down	
EJTAG / JTAG	JTAG_TCK	I	LVTTTL	STI	pull-up	
	JTAG_TDI	I		STI	pull-up	
	JTAG_TDO	O				
	JTAG_TMS	I		STI	pull-up	
	JTAG_TRST_N	I		STI	pull-up	

Table 7 Pin Characteristics (Part 1 of 2)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor ¹	Notes
SerDes Reference Resistors	REFRES0	I/O	Analog	Input		
	REFRES1	I/O				
	REFRES2	I/O				
	REFRES3	I/O				

Table 7 Pin Characteristics (Part 2 of 2)

¹. Internal resistor values under typical operating conditions are 92K Ω for pull-up and 90K Ω for pull-down.

². All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.

³. Schmitt Trigger Input (STI).

Logic Diagram — PES16T4AG2




Figure 4 PES16T4AG2 Logic Diagram

System Clock Parameters

Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 12 and 14.

Parameter	Description	Condition	Min	Typical	Max	Unit
Refclk _{FREQ}	Input reference clock frequency range		100		100 ¹	MHz
T _{C-RISE}	Rising edge rate	Differential	0.6		4	V/ns
T _{C-FALL}	Falling edge rate	Differential	0.6		4	V/ns
V _{IH}	Differential input high voltage	Differential	+150			mV
V _{IL}	Differential input low voltage	Differential			-150	mV
V _{CROSS}	Absolute single-ended crossing point voltage	Single-ended	+250		+550	mV
V _{CROSS-DELTA}	Variation of V _{CROSS} over all rising clock edges	Single-ended			+140	mV
V _{RB}	Ring back voltage margin	Differential	-100		+100	mV
T _{STABLE}	Time before V _{RB} is allowed	Differential	500			ps
T _{PERIOD-AVG}	Average clock period accuracy		-300		2800	ppm
T _{PERIOD-ABS}	Absolute period, including spread-spectrum and jitter		9.847		10.203	ns
T _{CC-JITTER}	Cycle to cycle jitter				150	ps
V _{MAX}	Absolute maximum input voltage				+1.15	V
V _{MIN}	Absolute minimum input voltage		-0.3			V
Duty Cycle	Duty cycle		40		60	%
Rise/Fall Matching	Single ended rising Refclk edge rate versus falling Refclk edge rate			20		%
Z _{C-DC}	Clock source output DC impedance		40		60	Ω

Table 8 Input Clock Requirements

¹ The input clock frequency is set at 100 MHz.

AC Timing Characteristics

Parameter	Description	Gen 1			Gen 2			Units
		Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹	
PCIe Transmit								
UI	Unit Interval	399.88	400	400.12	199.94	200	200.06	ps
T _{TX-EYE}	Minimum Tx Eye Width	0.75			0.75			UI
T _{TX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median			0.125				UI
T _{TX-RISE} , T _{TX-FALL}	TX Rise/Fall Time: 20% - 80%	0.125			0.15			UI
T _{TX- IDLE-MIN}	Minimum time in idle	20			20			UI

Table 9 PCIe AC Timing Characteristics (Part 1 of 2)

Parameter	Description	Gen 1			Gen 2			Units
		Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹	
T _{TX-IDLE-SET-TO-IDLE}	Maximum time to transition to a valid Idle after sending an Idle ordered set			8			8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Maximum time to transition from valid idle to diff data			8			8	ns
T _{TX-SKEW}	Transmitter data skew between any 2 lanes			1.3			1.3	ns
T _{MIN-PULSED}	Minimum Instantaneous Lone Pulse Width	NA			0.9			UI
T _{TX-HF-DJ-DD}	Transmitter Deterministic Jitter > 1.5MHz Bandwidth	NA					0.15	UI
T _{RF-MISMATCH}	Rise/Fall Time Differential Mismatch	NA					0.1	UI
PCIe Receive								
UI	Unit Interval	399.88	400	400.12	199.94		200.06	ps
T _{RX-EYE (with jitter)}	Minimum Receiver Eye Width (jitter tolerance)	0.4			0.4			UI
T _{RX-EYE-MEDIUM TO MAX JITTER}	Max time between jitter median & max deviation			0.3				UI
T _{RX-SKEW}	Lane to lane input skew			20			8	ns
T _{RX-HF-RMS}	1.5 — 100 MHz RMS jitter (common clock)	NA					3.4	ps
T _{RX-HF-DJ-DD}	Maximum tolerable DJ by the receiver (common clock)	NA					88	ps
T _{RX-LF-RMS}	10 KHz to 1.5 MHz RMS jitter (common clock)	NA					4.2	ps
T _{RX-MIN-PULSE}	Minimum receiver instantaneous eye width	NA			0.6			UI

Table 9 PCIe AC Timing Characteristics (Part 2 of 2)

¹. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
GPIO						
GPIO[10:7,2:0] ¹	T _{pw} ²	None	50	—	ns	

Table 10 GPIO AC Timing Characteristics

¹. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous.


². The values for this symbol were determined by calculation, not by testing.

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
JTAG						
JTAG_TCK	Tper_16a	none	50.0	—	ns	See Figure 5.
	Thigh_16a, Tlow_16a		10.0	25.0	ns	
JTAG_TMS ¹ , JTAG_TDI	Tsu_16b	JTAG_TCK rising	2.4	—	ns	
	Thld_16b		1.0	—	ns	
JTAG_TDO	Tdo_16c	JTAG_TCK falling	—	20	ns	
	Tdz_16c ²		—	20	ns	
JTAG_TRST_N	Tpw_16d ²	none	25.0	—	ns	

Table 11 JTAG AC Timing Characteristics

¹ The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.

² The values for this symbol were determined by calculation, not by testing.

**Figure 5 JTAG AC Timing Waveform**

Recommended Operating Supply Voltages

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V _{DD} CORE	Internal logic supply	0.9	1.0	1.1	V
V _{DD} I/O	I/O supply except for SerDes LVPECL/CML	3.135	3.3	3.465	V
V _{DD} PEA ¹	PCI Express Analog Power	0.95	1.0	1.1	V
V _{DD} PEHA ²	PCI Express Analog High Power	2.25	2.5	2.75	V
V _{DD} PETA ¹	PCI Express Transmitter Analog Voltage	0.95	1.0	1.1	V
V _{SS}	Common ground	0	0	0	V

Table 12 PES16T4AG2 Operating Voltages

¹ V_{DD}PEA and V_{DD}PETA should have no more than 25mV_{peak-peak} AC power supply noise superimposed on the 1.0V nominal DC value.

² V_{DD}PEHA should have no more than 50mV_{peak-peak} AC power supply noise superimposed on the 2.5V nominal DC value.

Absolute Maximum Voltage Rating

Core Supply	PCIe Analog Supply	PCIe Analog High Supply	PCIe Transmitter Supply	I/O Supply
1.5V	1.5V	4.6V	1.5V	4.6V

Table 13 PES16T4AG2 Absolute Maximum Voltage Rating

Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages in Table 12. The absolute maximum operating voltages in Table 13 are offered to provide guidelines for voltage excursions outside the recommended voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside the maximum range may adversely affect device functionality and reliability.

Power-Up/Power-Down Sequence

During power supply ramp-up, V_{DD}CORE must remain at least 1.0V below V_{DD}I/O at all times. There are no other power-up sequence requirements for the various operating supply voltages.

The power-down sequence can occur in any order.

Recommended Operating Temperature

Grade	Temperature
Commercial	0°C to +70°C Ambient
Industrial	-40°C to +85°C Ambient

Table 14 PES16T4AG2 Operating Temperatures

Power Consumption

Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 12 (and also listed below).

Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in Table 12 (and also listed below).

Number of active Lanes per Port		Core Supply		PCIe Analog Supply		PCIe Analog High Supply		PCIe Termination Supply		I/O Supply		Total	
		Typ 1.0V	Max 1.1V	Typ 1.0V	Max 1.1V	Typ 2.5V	Max 2.75V	Typ 1.0V	Max 1.1V	Typ 3.3V	Max 3.465V	Typ Power	Max Power
8/4/4	mA	413	905	901	963	110	123	360	429	2	2		
	Watts	0.41	1.0	0.90	1.06	0.28	0.34	0.36	0.47	0.007	0.007	1.96	2.87
4/4/4/4	mA	413	905	901	963	110	123	180	215	2	2		
	Watts	0.41	1.0	0.90	1.06	0.28	0.34	0.18	0.24	0.01	0.01	1.78	2.64

Table 15 PES16T4AG2 Power Consumption

Thermal Considerations

This section describes thermal considerations for the PES16T4AG2 (19mm² FCBGA324 package). The data in Table 16 below contains information that is relevant to the thermal performance of the PES16T4AG2 switch.

Symbol	Parameter	Value	Units	Conditions
$T_{J(max)}$	Junction Temperature	125	°C	Maximum
$T_{A(max)}$	Ambient Temperature	70	°C	Maximum
$\theta_{JA(effective)}$	Effective Thermal Resistance, Junction-to-Ambient	16.8	°C/W	Zero air flow
		10.1	°C/W	1 m/S air flow
		9.2	°C/W	2 m/S air flow
θ_{JB}	Thermal Resistance, Junction-to-Board	4.1	°C/W	
θ_{JC}	Thermal Resistance, Junction-to-Case	0.3	°C/W	
P	Power Dissipation of the Device	2.87	Watts	Maximum

Table 16 Thermal Specifications for PES16T4AG2, 19x19 mm FCBGA324 Package

Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the $T_{J(max)}$ value specified in Table 16. Consequently, the effective junction to ambient thermal resistance (θ_{JA}) for the worst case scenario must be maintained below the value determined by the formula:

$$\theta_{JA} = (T_{J(max)} - T_{A(max)})/P$$

Given that the values of $T_{J(max)}$, $T_{A(max)}$, and P are known, the value of desired θ_{JA} becomes a known entity to the system designer. How to achieve the desired θ_{JA} is left up to the board or system designer, but in general, it can be achieved by adding the effects of θ_{JC} (value provided in Table 16), thermal resistance of the chosen adhesive (θ_{CS}), that of the heat sink (θ_{SA}), amount of airflow, and properties of the circuit board (number of layers and size of the board). As a general guideline, this device will not need a heat sink if the board has 8 or more layers AND the board size is larger than 4"x12" AND airflow in excess of 0.5 m/s is available. It is strongly recommended that users perform their own thermal analysis for their own board and system design scenarios.

DC Electrical Characteristics

Values based on systems running at recommended supply voltages, as shown in Table 12.

Note: See Table 7, Pin Characteristics, for a complete I/O listing.

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Condi- tions
			Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹		
Serial Link	PCIe Transmit									
	V _{TX-DIFFp-p}	Differential peak-to-peak output voltage	800		1200	800		1200	mV	
	V _{TX-DIFFp-p-LOW}	Low-Drive Differential Peak to Peak Output Voltage	400		1200	400		1200	mV	
	V _{TX-DE-RATIO-3.5dB}	De-emphasized differential output voltage	-3		-4	-3.0	-3.5	-4.0	dB	
	V _{TX-DE-RATIO-6.0dB}	De-emphasized differential output voltage	NA			-5.5	-6.0	-6.5	dB	
	V _{TX-DC-CM}	DC Common mode voltage	0		3.6	0		3.6	V	
	V _{TX-CM-ACP}	RMS AC peak common mode output voltage			20				mV	
	V _{TX-CM-DC-active-idle-delta}	Abs delta of DC common mode voltage between L0 and idle			100			100	mV	
	V _{TX-CM-DC-line-delta}	Abs delta of DC common mode voltage between D+ and D-			25			25	mV	
	V _{TX-Idle-DiffP}	Electrical idle diff peak output			20			20	mV	
	RL _{TX-DIFF}	Transmitter Differential Return loss	10					10	dB	0.05 - 1.25GHz
								8	dB	1.25 - 2.5GHz
	RL _{TX-CM}	Transmitter Common Mode Return loss	6					6	dB	
	Z _{TX-DIFF-DC}	DC Differential TX impedance	80	100	120			120	Ω	
	V _{TX-CM-ACpp}	Peak-Peak AC Common	NA					100	mV	
	V _{TX-DC-CM}	Transmit Driver DC Common Mode Voltage	0		3.6	0		3.6	V	
	V _{TX-RCV-DETECT}	The amount of voltage change allowed during Receiver Detection			600			600	mV	
	I _{TX-SHORT}	Transmitter Short Circuit Current Limit	0		90				90	mA

Table 17 DC Electrical Characteristics (Part 1 of 2)

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Conditions
			Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹		
Serial Link (cont.)	PCIe Receive									
	V _{RX-DIFFp-p}	Differential input voltage (peak-to-peak)	175		1200	120		1200	mV	
	RL _{RX-DIFF}	Receiver Differential Return Loss	10					10	dB	0.05 - 1.25GHz
							8	1.25 - 2.5GHz		
	RL _{RX-CM}	Receiver Common Mode Return Loss	6					6	dB	
	Z _{RX-DIFF-DC}	Differential input impedance (DC)	80	100	120	Refer to return loss spec			Ω	
	Z _{RX-DC}	DC common mode impedance	40	50	60	40		60	Ω	
	Z _{RX-COMM-DC}	Powered down input common mode impedance (DC)	200k	350k				50k	Ω	
	Z _{RX-HIGH-IMP-DC-POS}	DC input CM input impedance for V>0 during reset or power down			50k			50k	Ω	
	Z _{RX-HIGH-IMP-DC-NEG}	DC input CM input impedance for V<0 during reset or power down			1.0k			1.0k	Ω	
V _{RX-IDLE-DET-DIFFp-p}	Electrical idle detect threshold	65		175	65		175	mV		
V _{RX-CM-ACp}	Receiver AC common-mode peak voltage			150			150	mV	V _{RX-CM-ACp}	
PCIe REFCLK										
	C _{IN}	Input Capacitance	1.5	—		1.5	—		pF	
Other I/Os										
LOW Drive Output	I _{OL}		—	2.5	—	—	2.5	—	mA	V _{OL} = 0.4v
	I _{OH}		—	-5.5	—	—	-5.5	—	mA	V _{OH} = 1.5V
High Drive Output	I _{OL}		—	12.0	—	—	12.0	—	mA	V _{OL} = 0.4v
	I _{OH}		—	-20.0	—	—	-20.0	—	mA	V _{OH} = 1.5V
Schmitt Trigger Input (STI)	V _{IL}		-0.3	—	0.8	-0.3	—	0.8	V	—
	V _{IH}		2.0	—	V _{DD} I/O + 0.5	2.0	—	V _{DD} I/O + 0.5	V	—
Input	V _{IL}		-0.3	—	0.8	-0.3	—	0.8	V	—
	V _{IH}		2.0	—	V _{DD} I/O + 0.5	2.0	—	V _{DD} I/O + 0.5	V	—
Capacitance	C _{IN}		—	—	8.5	—	—	8.5	pF	—
Leakage	Inputs		—	—	± 10	—	—	± 10	μA	V _{DD} I/O (max)
	I/O _{LEAK} w/o Pull-ups/downs		—	—	± 10	—	—	± 10	μA	V _{DD} I/O (max)
	I/O _{LEAK} WITH Pull-ups/downs		—	—	± 80	—	—	± 80	μA	V _{DD} I/O (max)

Table 17 DC Electrical Characteristics (Part 2 of 2)

¹ Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0.

Package Pinout — 324-BGA Signal Pinout for PES16T4AG2

The following table lists the pin numbers and signal names for the PES16T4AG2 device.

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
A1	V _{SS}		B17	NC		D15	V _{DD} CORE		F13	V _{SS}	
A2	V _{DD} I/O		B18	NC		D16	V _{SS}		F14	NC	
A3	P01MERGEN		C1	PE3TP02		D17	V _{SS}		F15	NC	
A4	P23MERGEN		C2	PE3TN02		D18	V _{SS}		F16	V _{SS}	
A5	V _{SS}		C3	V _{SS}		E1	PE3TP01		F17	NC	
A6	V _{DD} I/O		C4	PE3RP02		E2	PE3TN01		F18	NC	
A7	V _{SS}		C5	PE3RN02		E3	V _{SS}		G1	V _{SS}	
A8	JTAG_TDI		C6	V _{SS}		E4	PE3RP01		G2	V _{SS}	
A9	MSMBDAT		C7	JTAG_TCK		E5	PE3RN01		G3	V _{SS}	
A10	V _{DD} I/O		C8	JTAG_TRST_N		E6	V _{DD} CORE		G4	V _{DD} CORE	
A11	V _{SS}		C9	SSMBDAT		E7	V _{DD} CORE		G5	V _{DD} CORE	
A12	GPIO_00	1	C10	CCLKDS		E8	V _{DD} CORE		G6	V _{DD} PEA	
A13	V _{DD} I/O		C11	SWMODE_2		E9	V _{SS}		G7	V _{DD} PEA	
A14	V _{DD} I/O		C12	GPIO_02	1	E10	V _{DD} CORE		G8	V _{DD} CORE	
A15	V _{SS}		C13	GPIO_09	1	E11	V _{DD} CORE		G9	V _{DD} CORE	
A16	V _{SS}		C14	NC		E12	V _{DD} CORE		G10	V _{DD} CORE	
A17	V _{DD} I/O		C15	NC		E13	V _{DD} CORE		G11	V _{SS}	
A18	V _{DD} I/O		C16	V _{SS}		E14	NC		G12	V _{DD} PEA	
B1	PE3TP03		C17	NC		E15	NC		G13	V _{DD} PEA	
B2	PE3TN03		C18	NC		E16	V _{SS}		G14	V _{DD} CORE	
B3	V _{SS}		D1	V _{SS}		E17	NC		G15	V _{DD} CORE	
B4	PE3RP03		D2	V _{SS}		E18	NC		G16	V _{SS}	
B5	PE3RN03		D3	V _{SS}		F1	PE3TP00		G17	V _{SS}	
B6	V _{DD} I/O		D4	V _{DD} CORE		F2	PE3TN00		G18	V _{SS}	
B7	V _{DD} I/O		D5	V _{DD} CORE		F3	V _{SS}		H1	PE2TP03	
B8	JTAG_TMS		D6	V _{SS}		F4	PE3RP00		H2	PE2TN03	
B9	SSMBCLK		D7	JTAG_TDO		F5	PE3RN00		H3	V _{SS}	
B10	V _{DD} I/O		D8	MSMBCLK		F6	V _{SS}		H4	PE2RP03	
B11	SWMODE_1		D9	CCLKUS		F7	V _{SS}		H5	PE2RN03	
B12	GPIO_01		D10	SWMODE_0		F8	V _{DD} CORE		H6	V _{DD} PEA	
B13	GPIO_10		D11	PERSTN		F9	V _{SS}		H7	V _{DD} PEA	
B14	NC		D12	GPIO_07	1	F10	V _{DD} CORE		H8	V _{DD} CORE	
B15	NC		D13	GPIO_08	1	F11	V _{SS}		H9	V _{DD} CORE	
B16	V _{SS}		D14	V _{DD} CORE		F12	V _{SS}		H10	V _{DD} CORE	

Table 18 PES16T4AG2 324-pin Signal Pin-Out (Part 1 of 3)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
H11	V _{SS}		K13	V _{DD} PETA		M15	NC		P17	V _{DD} CORE	
H12	V _{DD} PEA		K14	V _{DD} CORE		M16	V _{SS}		P18	V _{SS}	
H13	V _{DD} PEA		K15	NC		M17	NC		R1	V _{SS}	
H14	NC		K16	V _{SS}		M18	NC		R2	V _{DD} CORE	
H15	NC		K17	NC		N1	V _{SS}		R3	V _{DD} CORE	
H16	V _{SS}		K18	NC		N2	V _{SS}		R4	PE1RP03	
H17	NC		L1	PE2TP01		N3	V _{SS}		R5	PE1RP02	
H18	NC		L2	PE2TN01		N4	V _{DD} CORE		R6	NC	
J1	PE2TP02		L3	V _{SS}		N5	V _{DD} CORE		R7	PE1RP01	
J2	PE2TN02		L4	PE2RP01		N6	V _{SS}		R8	PE1RP00	
J3	V _{SS}		L5	PE2RN01		N7	V _{SS}		R9	V _{DD} CORE	
J4	PE2RP02		L6	V _{DD} PETA		N8	V _{DD} PEA		R10	PE0RP03	
J5	PE2RN02		L7	V _{DD} PETA		N9	V _{DD} PEHA		R11	PE0RP02	
J6	V _{DD} PEHA		L8	V _{DD} PEA		N10	V _{DD} PETA		R12	V _{DD} CORE	
J7	V _{DD} PEHA		L9	V _{DD} PEHA		N11	V _{DD} PEA		R13	PE0RP01	
J8	V _{DD} CORE		L10	V _{DD} PETA		N12	V _{DD} PEHA		R14	PE0RP00	
J9	V _{SS}		L11	V _{DD} PEA		N13	V _{SS}		R15	V _{DD} CORE	
J10	V _{DD} CORE		L12	V _{DD} PEHA		N14	V _{SS}		R16	V _{DD} CORE	
J11	V _{SS}		L13	V _{DD} PETA		N15	V _{DD} CORE		R17	V _{DD} CORE	
J12	V _{DD} PEHA		L14	NC		N16	V _{SS}		R18	V _{SS}	
J13	V _{DD} PEHA		L15	NC		N17	V _{SS}		T1	V _{SS}	
J14	NC		L16	V _{SS}		N18	V _{SS}		T2	V _{SS}	
J15	NC		L17	NC		P1	V _{SS}		T3	V _{SS}	
J16	V _{SS}		L18	NC		P2	V _{DD} CORE		T4	V _{SS}	
J17	NC		M1	PE2TP00		P3	V _{DD} CORE		T5	V _{SS}	
J18	NC		M2	PE2TN00		P4	PE1RN03		T6	V _{SS}	
K1	REFRES2		M3	V _{SS}		P5	PE1RN02		T7	V _{SS}	
K2	REFRES3		M4	PE2RP00		P6	V _{DD} CORE		T8	V _{SS}	
K3	V _{SS}		M5	PE2RN00		P7	PE1RN01		T9	V _{SS}	
K4	V _{DD} CORE		M6	V _{DD} PETA		P8	PE1RN00		T10	V _{SS}	
K5	V _{DD} CORE		M7	V _{DD} PETA		P9	V _{DD} CORE		T11	V _{SS}	
K6	V _{DD} PETA		M8	V _{DD} PEA		P10	PE0RN03		T12	V _{SS}	
K7	V _{DD} PETA		M9	V _{DD} PEHA		P11	PE0RN02		T13	V _{SS}	
K8	V _{DD} CORE		M10	V _{DD} PETA		P12	V _{DD} CORE		T14	V _{SS}	
K9	V _{SS}		M11	V _{DD} PEA		P13	PE0RN01		T15	V _{SS}	
K10	V _{DD} CORE		M12	V _{DD} PEHA		P14	PE0RN00		T16	V _{SS}	
K11	V _{SS}		M13	V _{SS}		P15	V _{DD} CORE		T17	V _{SS}	
K12	V _{DD} PETA		M14	NC		P16	V _{DD} CORE		T18	V _{SS}	

Table 18 PES16T4AG2 324-pin Signal Pin-Out (Part 2 of 3)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
U1	V _{SS}		U10	PE0TN03		V1	V _{SS}		V10	PE0TP03	
U2	PEREFCLKN		U11	PE0TN02		V2	PEREFCLKP		V11	PE0TP02	
U3	V _{SS}		U12	V _{SS}		V3	V _{SS}		V12	V _{SS}	
U4	PE1TN03		U13	PE0TN01		V4	PE1TP03		V13	PE0TP01	
U5	PE1TN02		U14	PE0TN00		V5	PE1TP02		V14	PE0TP00	
U6	REFRES1		U15	V _{SS}		V6	REFRES0		V15	V _{SS}	
U7	PE1TN01		U16	V _{SS}		V7	PE1TP01		V16	V _{SS}	
U8	PE1TN00		U17	V _{SS}		V8	PE1TP00		V17	V _{SS}	
U9	V _{SS}		U18	V _{SS}		V9	V _{SS}		V18	V _{SS}	

Table 18 PES16T4AG2 324-pin Signal Pin-Out (Part 3 of 3)

Alternate Signal Functions

Pin	GPIO	Alternate
A12	GPIO_00	P2RSTN
C12	GPIO_02	IOEXPINTN0
D12	GPIO_07	GPEN
D13	GPIO_08	P1RSTN
C13	GPIO_09	P3RSTN

Table 19 PES16T4AG2 Alternate Signal Functions

No Connection Pins

NC Pins	NC Pins	NC Pins	NC Pins
B14	E15	H17	L14
B15	E17	H18	L15
B17	E18	J14	L17
B18	F14	J15	L18
C14	F15	J17	M14
C15	F17	J18	M15
C17	F18	K15	M17
C18	H14	K17	M18
E14	H15	K18	R6

Table 20 PES16T4AG2 No Connection Pins

Power Pins

V_{DD}Core	V_{DD}Core	V_{DD}Core	V_{DD}I/O	V_{DD}PEA	V_{DD}PEHA	V_{DD}PETA
D4	G9	N15	A2	G6	J6	K6
D5	G10	P2	A6	G7	J7	K7
D14	G14	P3	A10	G12	J12	K12
D15	G15	P6	A13	G13	J13	K13
E6	H8	P9	A14	H6	L9	L6
E7	H9	P12	A17	H7	L12	L7
E8	H10	P15	A18	H12	M9	L10
E10	J8	P16	B6	H13	M12	L13
E11	J10	P17	B7	L8	N9	M6
E12	K4	R2	B10	L11	N12	M7
E13	K5	R3		M8		M10
F8	K8	R9		M11		N10
F10	K10	R12		N8		
G4	K14	R15		N11		
G5	N4	R16				
G8	N5	R17				

Table 21 PES16T4AG2 Power Pins

Ground Pins

V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
A1	D18	G17	M16	T3	U3
A5	E3	G18	N1	T4	U9
A7	E9	H3	N2	T5	U12
A11	E16	H11	N3	T6	U15
A15	F3	H16	N6	T7	U16
A16	F6	J3	N7	T8	U17
B3	F7	J9	N13	T9	U18
B16	F9	J11	N14	T10	V1
C3	F11	J16	N16	T11	V3
C6	F12	K3	N17	T12	V9
C16	F13	K9	N18	T13	V12
D1	F16	K11	P1	T14	V15
D2	G1	K16	P18	T15	V16
D3	G2	L3	R1	T16	V17
D6	G3	L16	R18	T17	V18
D16	G11	M3	T1	T18	
D17	G16	M13	T2	U1	

Table 22 PES16T4AG2 Ground Pins

Signals Listed Alphabetically

Signal Name	I/O Type	Location	Signal Category
CCLKDS	I	C10	System
CCLKUS	I	D9	
GPIO_00	I/O	A12	General Purpose Input/Output
GPIO_01	I/O	B12	
GPIO_02	I/O	C12	
GPIO_07	I/O	D12	
GPIO_08	I/O	D13	
GPIO_09	I/O	C13	
GPIO_10	I/O	B13	
JTAG_TCK	I	C7	
JTAG_TDI	I	A8	
JTAG_TDO	O	D7	
JTAG_TMS	I	B8	
JTAG_TRST_N	I	C8	
MSMBCLK	I/O	D8	SMBus
MSMBDAT	I/O	A9	
NO CONNECTION	See Table 20		
P01MERGEN	I	A3	System
P23MERGEN	I	A4	
PE0RN00	I	P14	PCI Express
PE0RN01	I	P13	
PE0RN02	I	P11	
PE0RN03	I	P10	
PE0RP00	I	R14	
PE0RP01	I	R13	
PE0RP02	I	R11	
PE0RP03	I	R10	
PE0TN00	O	U14	
PE0TN01	O	U13	
PE0TN02	O	U11	
PE0TN03	O	U10	
PE0TP00	O	V14	
PE0TP01	O	V13	
PE0TP02	O	V11	

Table 23 89PES16T4AG2 Alphabetical Signal List (Part 1 of 3)

Signal Name	I/O Type	Location	Signal Category
PE0TP03	O	V10	PCI Express (Cont.)
PE1RN00	I	P8	
PE1RN01	I	P7	
PE1RN02	I	P5	
PE1RN03	I	P4	
PE1RP00	I	R8	
PE1RP01	I	R7	
PE1RP02	I	R5	
PE1RP03	I	R4	
PE1TN00	O	U8	
PE1TN01	O	U7	
PE1TN02	O	U5	
PE1TN03	O	U4	
PE1TP00	O	V8	
PE1TP01	O	V7	
PE1TP02	O	V5	
PE1TP03	O	V4	
PE2RN00	I	M5	
PE2RN01	I	L5	
PE2RN02	I	J5	
PE2RN03	I	H5	
PE2RP00	I	M4	
PE2RP01	I	L4	
PE2RP02	I	J4	
PE2RP03	I	H4	
PE2TN00	O	M2	
PE2TN01	O	L2	
PE2TN02	O	J2	
PE2TN03	O	H2	
PE2TP00	O	M1	
PE2TP01	O	L1	
PE2TP02	O	J1	
PE2TP03	O	H1	
PE3RN00	I	F5	
PE3RN01	I	E5	
PE3RN02	I	C5	

Table 23 89PES16T4AG2 Alphabetical Signal List (Part 2 of 3)

Signal Name	I/O Type	Location	Signal Category
PE3RN03	I	B5	PCI Express (Cont.)
PE3RP00	I	F4	
PE3RP01	I	E4	
PE3RP02	I	C4	
PE3RP03	I	B4	
PE3TN00	O	F2	
PE3TN01	O	E2	
PE3TN02	O	C2	
PE3TN03	O	B2	
PE3TP00	O	F1	
PE3TP01	O	E1	
PE3TP02	O	C1	
PE3TP03	O	B1	
PEREFCLKN	I	U2	
PEREFCLKP	I	V2	
PERSTN	I	D11	System
REFRES0	I/O	V6	SerDes Reference Resistors
REFRES1	I/O	U6	
REFRES2	I/O	K1	
REFRES3	I/O	K2	
SSMBCLK	I/O	B9	SMBus
SSMBDAT	I/O	C9	
SWMODE_0	I	D10	System
SWMODE_1	I	B11	
SWMODE_2	I	C11	
V _{DD} CORE, V _{DD} I/O, V _{DD} PEA, V _{DD} PEHA, V _{DD} PETA	See Table 21 for a listing of power pins.		
V _{SS}	See Table 22 for a listing of ground pins.		

Table 23 89PES16T4AG2 Alphabetical Signal List (Part 3 of 3)

PES16T4AG2 Package Trace Length

Signal Name	Conductor Length (microns)
PE0RN00	6476.76
PE0RP00	6852.44
PE0RN01	5193.18
PE0RP01	5556.44
PE0RN02	4122.07
PE0RP02	4488.70
PE0RN03	4026.18
PE0RP03	4426.98
PE0TN00	9779.14
PE0TP00	9830.77
PE0TN01	8725.88
PE0TP01	8836.41
PE0TN02	7608.89
PE0TP02	7657.42
PE0TN03	7295.70
PE0TP03	7361.98
PE1RN00	3844.19
PE1RP00	4219.88
PE1RN01	4261.05
PE1RP01	4636.74
PE1RN02	5263.73
PE1RP02	5639.42
PE1RN03	6331.07
PE1RP03	6726.84
PE1TN00	7518.88
PE1TP00	7605.87
PE1TN01	7393.75
PE1TP01	7528.38
PE1TN02	8469.86
PE1TP02	8583.77
PE1TN03	8516.01
PE1TP03	8650.63
PE2RN00	2227.99

Table 24 Signal Trace Length (Part 1 of 2)

Signal Name	Conductor Length (microns)
PE2RP00	2600.58
PE2RN01	1881.27
PE2RP01	2256.96
PE2RN02	2105.60
PE2RP02	2470.94
PE2RN03	2835.27
PE2RP03	3207.86
PE2TN00	5462.64
PE2TP00	5576.55
PE2TN01	5163.54
PE2TP01	5273.30
PE2TN02	5389.58
PE2TP02	5512.25
PE2TN03	5310.88
PE2TP03	5451.71
PE3RN00	9181.06
PE3RP00	9541.52
PE3RN01	8602.32
PE3RP01	8994.21
PE3RN02	8220.08
PE3RP02	8604.05
PE3RN03	8906.71
PE3RP03	9193.82
PE3TN00	10606.88
PE3TP00	10747.72
PE3TN01	10972.20
PE3TP01	11117.18
PE3TN02	11862.08
PE3TP02	11978.06
PE3TN03	11822.86
PE3TP03	11870.23
PE0REFCLKN	12558.62
PE0REFCLKP	12641.05

Table 24 Signal Trace Length (Part 2 of 2)

PES16T4AG2 Pinout — Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
A																			A
B																			B
C																			C
D																			D
E																			E
F																			F
G																			G
H																			H
J																			J
K																			K
L																			L
M																			M
N																			N
P																			P
R																			R
T																			T
U																			U
V																			V
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

	V _{DD} Core (Power)		V _{DD} PETA (Power)		Vss (Ground)		Signals
	V _{DD} I/O (Power)		V _{DD} PEA (Power)		No Connect		
			V _{DD} PEHA (Power)				



May 23, 2013

Revision History

January 15, 2009: Publication of final data sheet.

February 11, 2009: Revised AC Timing Characteristics table and DC Electrical Characteristics table to correct typos.

March 6, 2009: Added industrial temperature.

April 7, 2009: In Valid Combinations, changed ZB to ZC silicon for commercial temperature.

April 17, 2009: In Table 15, Power Dissipation value was changed to 2.87.

February 2, 2010: Added new section Absolute Maximum Voltage Rating with table.

September 13, 2010: In Table 7, changed Buffer type for PCI Express from CML to PCIe differential and changed reference clocks to HCSL.

January 20, 2011: Added new Table 24, Signal Trace Length.

March 30, 2011: In Table 12, added VddPETA to footnote #1.

February 13, 2013: In Table 7, changed P01MERGEN and P23MERGEN pins from pull-down to pull-up.

April 30, 2013: In Table 4, changed description for PxxMERGEN pins to pull-up via 92K ohm resistor.

May 23, 2013: In the Features section, added reference to SECDED ECC under Reliability, Availability, Serviceability bullet.

Ordering Information

NN	A	AAA	NNANA	AN	AA	AA	A	
Product Family	Operating Voltage	Device Family	Product Detail	Generation Series	Device Revision	Package	Temp Range	
							Blank	Commercial Temperature (0°C to +70°C Ambient)
							I	Industrial Temperature (-40° C to +85° C Ambient)
							AL	324-ball FCBGA
							ALG	324-ball FCBGA, Green
							ZC	ZC revision
							G2	PCIe Gen 2
							16T4A	16-lane, 4-port
							PES	PCI Express Switch
							H	1.0V +/- 0.1V Core Voltage
							89	Serial Switching Product

Legend

A = Alpha Character
N = Numeric Character

Valid Combinations

89HPES16T4AG2ZCAL	324-ball FCBGA package, Commercial Temperature
89HPES16T4AG2ZCALG	324-ball Green FCBGA package, Commercial Temperature
89HPES16T4AG2ZCALI	324-ball FCBGA package, Industrial Temperature
89HPES16T4AG2ZCALGI	324-ball Green FCBGA package, Industrial Temperature



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
email: ssdhelp@idt.com
phone: 408-284-8208