

DATA SHEET

SSTVF16857

DDR PC1600-PC3200 14-bit
SSTL_2 registered driver with
differential clock inputs

Product data

2003 Sep 19

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs

SSTVF16857

FEATURES

- Stub-series terminated logic for 2.5 V V_{DDQ} (SSTL_2)
- Optimized for PC 2700 DDR (Double Data Rate) SDRAM applications
- Suitable for PC1600/PC2100 DDR SDRAM applications
- Suitable for PC3200 applications when used at $V_{DD} = 2.6$ V
- Inputs compatible with JESD8-9 SSTL_2 specifications.
- Flow-through architecture optimizes PCB layout
- ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA.
- Full DDR300/333/400 solution @ 2.5V when used with PCKV857
- Available in TSSOP-48, TVSOP-48 and 56 ball VFBGA packages
- Superior VREF noise rejection

DESCRIPTION

The SSTVF16857 is a 14-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V. V_{DDQ} must not exceed V_{CC} . Inputs are SSTL_2 type with V_{REF} normally at $0.5 \cdot V_{DDQ}$. The outputs support class I which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero.

The SSTVF16857 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC, such as DDR (Double Data Rate) SDRAM or SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 166 MHz will have a burst rate of 333 MT/s (mega-transfers per second). The modules require between 23 and 27 registered control and address lines, so two 14-bit wide devices will be used on each module. The SSTVF16857 is intended to be used for SSTL_2 input and output signals.

The device data inputs consist of differential receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs.


The clock input is fully differential to be compatible with DRAM devices that are installed on the DIMM. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CLK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device must support an asynchronous input pin (reset), which when held to the LOW state will assume that all registers are reset to the LOW state and all outputs drive a LOW signal as well.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay; CLK to Qn	$C_L = 30$ pF; $V_{DDQ} = 2.5$ V	1.9	ns
C_i	Input capacitance	$V_{CC} = 2.5$ V	2.9	pF

PIN CONFIGURATION



DDR PC1600-PC3200 14-bit SSTL_2

registered driver with differential clock inputs

SSTVF16857

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
48-Pin Plastic TSSOP Type I	0 to +70 °C	SSTVF16857DGG	SOT362-1
48-Pin Plastic TSSOP (TVSOP)	0 to +70 °C	SSTVF16857DGV	SOT480-1
56-Ball Plastic VFBGA	0 to +70 °C	SSTVF16857EV	SOT702-1

PIN DESCRIPTION


PIN NUMBER	SYMBOL	NAME AND FUNCTION
34	RESET	LVC MOS asynchronous master reset (Active LOW)
48, 47, 44, 43, 42, 41, 40, 33, 32, 31, 30, 29, 26, 25	D1 - D14	SSTL_2 data inputs
1, 2, 5, 6, 7, 10, 11, 14, 15, 18, 19, 20, 23, 24	Q1 - Q14	SSTL_2 data outputs
35	VREF	SSTL_2 input reference level
3, 8, 13, 17, 22, 27, 36, 46	GND	Ground (0 V)
28, 37, 45	VCC	Positive supply voltage
4, 9, 12, 16, 21	VDDQ	Output supply voltage
38, 39	CLK+, CLK-	Differential clock inputs

FUNCTION TABLE

INPUTS				OUTPUT Q
RESET	CLK	CLK	D	
L	X	X	X	L
H	↓	↑	H	H
H	↓	↑	L	L
H	L or H	L or H	X	Q ₀

H = High voltage level
L = High voltage level
↓ = High-to-Low transition
↑ = Low-to-High transition
X = Don't care

LOGIC DIAGRAM



DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs

SSTVF16857

BALL CONFIGURATION

	1	2	3	4	5	6
A	Q1	NC	NC	NC	NC	D1
B	GND	Q2	V _{CC}	V _{CC}	D2	GND
C	Q4	Q3	Q5	D5	D3	D4
D	V _{CC}	GND	Q6	CLK-	D6	D7
E	V _{CC}	Q7			CLK+	V _{CC}
F	GND	Q8			V _{REF}	GND
G	V _{CC}	GND	Q9	RESET	D9	D8
H	Q11	Q12	Q10	D10	D12	D11
J	GND	Q13	V _{CC}	V _{CC}	D13	GND
K	Q14	NC	NC	NC	NC	D14

SW00952

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	CONDITION	LIMITS		UNIT
			MIN	MAX	
V _{CC}	DC supply voltage		-0.5	+4.6	V
I _{IK}	DC input diode current	V _I < 0	—	-50	mA
V _I	DC input voltage ³		-0.5	V _{DDQ} + 0.5	V
I _{OK}	DC output diode current	V _O < 0	—	-50	mA
V _{OUT}	DC output voltage ³		-0.5	V _{DDQ} + 0.5	V
I _{OUT}	DC output current	V _O = 0 to V _{DDQ}	—	±50	mA
	Continuous current ⁴	V _{CC} , V _{DDQ} , or GND	—	±100	
T _{stg}	Storage temperature range ²		-65	+150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- The continuous current at V_{CC}, V_{DDQ}, or GND should not exceed ±100 mA.

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs

SSTVF16857

RECOMMENDED OPERATING CONDITIONS¹

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		2.3	2.5	2.7	V
V _{DDQ}	Output supply voltage		2.3	2.5	2.7	V
V _{REF}	Reference voltage (V _{REF} = 0.5 × V _{DDQ})	PC1600-PC2700	1.15	1.25	1.35	V
		PC3200	1.25	1.30	1.35	V
V _{TT}	Termination voltage		V _{REF} - 40 mV	V _{REF}	V _{REF} + 40 mV	V
V _I	Input voltage		0	—	V _{CC}	V
V _{IH}	AC HIGH-level input voltage	All inputs	V _{REF} + 310 mV	—	—	V
V _{IL}	AC LOW-level input voltage	All inputs	—	—	V _{REF} - 310 mV	V
V _{IH}	DC HIGH-level input voltage	All inputs	V _{REF} + 150 mV	—	V _{DDQ} + 0.5 V	V
V _{IL}	DC LOW-level input voltage	All inputs	V _{SS} - 0.5 V	—	V _{REF} - 150 mV	V
I _{OH}	HIGH-level output current		—	—	-20	mA
I _{OL}	LOW-level output current		—	—	20	mA
T _{amb}	Operating free-air temperature range		0	—	70	°C

NOTE:

- Unused control inputs must be held HIGH or LOW to prevent them from floating.

DC ELECTRICAL CHARACTERISTICS—PC1600-PC2700

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS			UNIT
				Temp = 0 to +70 °C			
				MIN	TYP ²	MAX	
V _{IK}	I/O supply voltage	V _{CC} = 2.3 V; I _I = -18 mA		—	—	-1.2	V
V _{OH}	HIGH-level output voltage	V _{CC} = 2.3 V to 2.7 V; I _{OH} = -100 μA		V _{CC} - 0.2	—	—	
		V _{CC} = 2.3 V; I _{OH} = -16 mA		1.95	—	—	
V _{OL}	LOW-level output voltage	V _{CC} = 2.3 V to 2.7 V; I _{OL} = 100 μA		—	—	0.2	V
		V _{CC} = 2.3 V; I _{OL} = 16 mA		—	—	0.35	
V _{CMR}	CLK, $\overline{\text{CLK}}$	Common mode range for reliable performance		0.97	—	1.53	V
V _{PPmin}	CLK, $\overline{\text{CLK}}$	Minimum peak-to-peak input to ensure logic state		—	—	360	mV
I _I	Data inputs, $\overline{\text{RESET}}$	V _{CC} = 2.7 V; V _I = 1.7 V or 0.8 V	V _{REF} = 1.15 V or 1.35 V	—	0.01	±5	μA
		V _{CC} = 2.7 V; V _I = 2.7 V or 0 V		—	0.01	±5	
	CLK, $\overline{\text{CLK}}$	V _{CC} = 2.7 V; V _I = 1.7 V or 0.8 V	V _{REF} = 1.15 V or 1.35 V	—	0.05	±5	μA
		V _{CC} = 2.7 V; V _I = 2.7 V or 0 V		—	0.05	±5	
	V _{REF}	V _{CC} = 2.7 V	V _{REF} = 1.15 V or 1.35 V	—	0.05	±5	μA
I _{CC}	Quiescent supply current CLK and CLK in opposite state ¹	V _{CC} = 2.7 V; V _I = 1.7 V or 0.8 V	$\overline{\text{RESET}}$ = GND	—	0.5	10	μA
		V _{CC} = 2.7 V; V _I = 2.7 V or 0 V	$\overline{\text{RESET}}$ = V _{CC}	—	10	25	mA
C _I	Data inputs	V _I = V _{REF} ± 310 mV, V _{CC} = 2.5 V	V _{REF} = 1.15 V or 1.35 V	2.5	2.9	3.4	pF
	CLK, $\overline{\text{CLK}}$	V _{I(CR)} = 1.25 V, V _{I(PP)} = 360 mV, V _{CC} = 2.5 V	V _{REF} = 1.15 V or 1.35 V	2.5	2.9	3.4	
	$\overline{\text{RESET}}$	V _I = V _{CC} or GND, V _{CC} = 2.5 V	V _{REF} = 1.15 V or 1.35 V	2.5	2.9	3.4	

NOTES:

- When CLK and $\overline{\text{CLK}}$ are HIGH, typical I_{CC} = 25 mA.
- All typical values are at V_{CC} = 2.5 V and T_{amb} = 25 °C (unless otherwise specified).

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs

SSTVF16857

DC ELECTRICAL CHARACTERISTICS—PC3200

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS			UNIT
				Temp = 0 to +70 °C			
				MIN	TYP ²	MAX	
V _{IK}	I/O supply voltage	V _{CC} = 2.5 V; I _I = -18 mA		—	—	-1.2	V
V _{OH}	HIGH-level output voltage	V _{CC} = 2.5 V to 2.7 V; I _{OH} = -100 μA		V _{CC} - 0.2	—	—	
		V _{CC} = 2.5 V; I _{OH} = -16 mA		1.95	—	—	
V _{OL}	LOW-level output voltage	V _{CC} = 2.5 V to 2.7 V; I _{OL} = 100 μA		—	—	0.2	V
		V _{CC} = 2.5 V; I _{OL} = 16 mA		—	—	0.35	
V _{CMR}	CLK, $\overline{\text{CLK}}$	Common mode range for reliable performance		0.97	—	1.53	V
V _{PPmim}	CLK, $\overline{\text{CLK}}$	Minimum peak-to-peak input to ensure logic state		—	—	360	mV
I _I	Data inputs, $\overline{\text{RESET}}$	V _{CC} = 2.7 V; V _I = 1.7 V or 0.8 V	V _{REF} = 1.25 V or 1.35 V	—	0.01	±5	μA
		V _{CC} = 2.7 V; V _I = 2.7 V or 0 V		—	0.01	±5	
	CLK, $\overline{\text{CLK}}$	V _{CC} = 2.7 V; V _I = 1.7 V or 0.8 V	V _{REF} = 1.25 V or 1.35 V	—	0.05	±5	μA
		V _{CC} = 2.7 V; V _I = 2.7 V or 0 V		—	0.05	±5	
		V _{REF}	V _{CC} = 2.7 V	V _{REF} = 1.25 V or 1.35 V	—	0.05	±5
I _{CC}	Quiescent supply current CLK and $\overline{\text{CLK}}$ in opposite state ¹	V _{CC} = 2.7 V; V _I = 1.7 V or 0.8 V	$\overline{\text{RESET}}$ = GND	—	0.5	10	μA
		V _{CC} = 2.7 V; V _I = 2.7 V or 0 V	$\overline{\text{RESET}}$ = V _{CC}	—	10	25	mA
C _I	Data inputs	V _I = V _{REF} ± 310 mV, V _{CC} = 2.6 V	V _{REF} = 1.25 V or 1.35 V	2.5	2.9	3.4	pF
	CLK, $\overline{\text{CLK}}$	V _{ICR} = 1.25 V, V _{I(PP)} = 360 mV, V _{CC} = 2.6 V	V _{REF} = 1.25 V or 1.35 V	2.5	2.9	3.4	
	$\overline{\text{RESET}}$	V _I = V _{CC} or GND, V _{CC} = 2.6 V	V _{REF} = 1.25 V or 1.35 V	2.5	2.9	3.4	

NOTES:

- When CLK and $\overline{\text{CLK}}$ are HIGH, typical $I_{CC} = 25 \text{ mA}$.
- All typical values are at $V_{CC} = 2.6 \text{ V}$ and $T_{amb} = 25 \text{ °C}$ (unless otherwise specified).

TIMING REQUIREMENTS—PC1600-PC2700

Over recommended operating conditions; $T_{amb} = 0 \text{ to } +70 \text{ °C}$ (unless otherwise noted) (see Figure 1)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			V _{CC} = 2.5 V ±0.2 V		
			MIN	MAX	
f _{clock}	Clock frequency		—	200	MHz
t _w	Pulse duration, CLK, $\overline{\text{CLK}}$ HIGH or LOW		1.0	—	ns
t _{su}	Setup time	Data before CLK↑, $\overline{\text{CLK}}$ ↓	0.2	—	ns
		$\overline{\text{RESET}}$ HIGH before CLK↑, $\overline{\text{CLK}}$ ↓	0.8	—	
t _h	Hold time		0.75	—	ns

TIMING REQUIREMENTS—PC3200

Over recommended operating conditions; $T_{amb} = 0 \text{ to } +70 \text{ °C}$ (unless otherwise noted) (see Figure 1)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			V _{CC} = 2.5 V ±0.2 V		
			MIN	MAX	
f _{clock}	Clock frequency		—	210	MHz
t _w	Pulse duration, CLK, $\overline{\text{CLK}}$ HIGH or LOW		1.0	—	ns
t _{su}	Setup time	Data before CLK↑, $\overline{\text{CLK}}$ ↓	0.2	—	ns
		RESET HIGH before CLK↑, CLK↓	0.8	—	
t _h	Hold time		0.75	—	ns

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs

SSTVF16857

SWITCHING CHARACTERISTICS—PC1600-PC2700

Over recommended operating conditions; $T_{amb} = 0$ to $+70$ °C; $V_{DDQ} = 2.3 - 2.7$ V and V_{DDQ} does not exceed V_{CC} .

Class I, $V_{REF} = V_{TT} = V_{DDQ} \times 0.5$ and $C_L = 10$ pF (unless otherwise noted) (see Figure 1)

SYMBOL	FROM (INPUT)	TO (OUTPUT)	LIMITS		UNIT
			V _{CC} = 2.5 V ±0.2 V		
			MIN	MAX	
f _{max}	Maximum clock frequency		200	—	MHz
t _{PLH} /t _{PHL}	CLK and $\overline{\text{CLK}}$	Q	1.0	2.6	ns
t _{PHL}	$\overline{\text{RESET}}$	Q	2.0	4.0	ns

SWITCHING CHARACTERISTICS—PC3200

Over recommended operating conditions; $T_{amb} = 0$ to $+70$ °C; $V_{DDQ} = 2.3 - 2.7$ V and V_{DDQ} does not exceed V_{CC} .

Class I, $V_{REF} = V_{TT} = V_{DDQ} \times 0.5$ and $C_L = 10$ pF (unless otherwise noted) (see Figure 1)





SYMBOL	FROM (INPUT)	TO (OUTPUT)	LIMITS		UNIT
			V _{CC} = 2.5 V ±0.2 V		
			MIN	MAX	
f _{max}	Maximum clock frequency		210	—	MHz
t _{PLH} /t _{PHL}	CLK and $\overline{\text{CLK}}$	Q	1.0	2.6	ns
t _{PHL}	$\overline{\text{RESET}}$	Q	2.0	4.0	ns

DDR PC1600-PC3200 14-bit SSTL_2
registered driver with differential clock inputs

SSTVF16857

PARAMETER MEASUREMENT INFORMATION

AC WAVEFORMS



TEST CIRCUIT





Figure 1. Load circuitry

DDR PC1600-PC3200 14-bit SSTL_2
registered driver with differential clock inputs

SSTVF16857

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1




DDR PC1600-PC3200 14-bit SSTL_2
registered driver with differential clock inputs

SSTVF16857

TSSOP48: plastic thin shrink small outline package; 48 leads;
body width 4.4 mm; lead pitch 0.4 mm

SOT480-1




DDR PC1600-PC3200 14-bit SSTL_2
registered driver with differential clock inputs

SSTVF16857


VFBGA56: plastic very thin fine-pitch ball grid array package; 56 balls;
body 4.5 x 7 x 0.65 mm

SOT702-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	b	D	E	e	e ₁	e ₂	v	w	y	y ₁
mm	0.97	0.28 0.16	0.69 0.61	0.37 0.27	4.6 4.4	7.1 6.9	0.65	3.25	5.85	0.15	0.08	0.08	0.1



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT702-1		MO-225				01-06-06 01-06-25

DDR PC1600-PC3200 14-bit SSTL_2
registered driver with differential clock inputs

SSTVF16857

REVISION HISTORY

Rev	Date	Description
_1	20030919	Product data (9397 750 12077); ECN 853-2405 30362 dated 18 September 2003.

DDR PC1600-PC3200 14-bit SSTL_2 registered driver with differential clock inputs

SSTVF16857

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003
All rights reserved. Printed in U.S.A.

Date of release: 09-03

Document order number:

9397 750 12077

Let's make things better.