



# 4553 Group

# SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0024-0300Z Rev.3.00 2004.07.09

#### **DESCRIPTION**

The 4553 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has one or two reload registers), a 16-bit timer for clock count, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4553 Group include variations of the built-in memory size as shown in the table below.

#### **FEATURES**

Minimum instruction execution time

Mask ROM version	0.5 μs
(at 6 MHz oscillation frequency, in high-speed throu	ıgh-mode)
One Time PROM version	0.68 μs
(at 4.4 MHz oscillation frequency, in high-speed thr	ough-mode)
Supply voltage	
Mask ROM version	1.8 to 5.5 \
One Time PROM version	1.8 to 3.6 \
(It depends on operation source clock, oscillation fr	equency and or
eration mode)	

●Timers
Timer 1 8-bit timer with a reload register
Timer 2 8-bit timer with two reload registers
Timer 316-bit timer (fixed dividing frequency)
●Interrupt
● Key-on wakeup function pins9
LCD control circuit
Segment output
Common output4
<ul><li>Voltage drop detection circuit (only H version)</li></ul>
Reset occurrenceTyp. 1.8 V (Ta = 25 °C)
Reset release Typ. 1.9 V (Ta = 25 °C)
<ul><li>Watchdog timer</li></ul>
Clock generating circuit
Built-in clock
(on-chip oscillator)
Main clock
(ceramic resonator/RC oscillation)
Sub-clock
(quartz-crystal oscillation)

#### **APPLICATION**


Remote control transmitter

● LED drive directly enabled (port D)


Part number		ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type	
	M34553M4-XXXFP	4096 words	288 words	48P6Q-A	Mask ROM	
dno	M34553M8-XXXFP	8192 words	288 words	48P6Q-A	Mask ROM	
l 9	M34553G8FP ( <b>Note</b> )	8192 words	288 words	48P6Q-A	One Time PROM	
553	M34553M4H-XXXFP	4096 words	288 words	48P6Q-A	Mask ROM	
45	M34553M8H-XXXFP	8192 words	288 words	48P6Q-A	Mask ROM	
	M34553G8HFP (Note)	8192 words	288 words	48P6Q-A	One Time PROM	

Note: Shipped in blank.

#### PIN CONFIGURATION



Pin configuration (top view) (4553 Group)



Block diagram (4553 Group)

# **PERFORMANCE OVERVIEW**

PERFURIN	Parar		<u>OVERVIEW</u>	Function						
Number of basis	f basic M34553M4/M8/G8			123						
	M34553M4H/M8H/G8H			124						
Minimum				$0.5 \mu s$ (at 6 MHz oscillation frequency, in through mode)						
instruction execution time	O. Time PROM.		PROM version	0.68 $\mu$ s (at 4.4 MHz oscillation frequency, in through mode)						
Memory sizes	ROM	МЗ	4553M4	4096 words X 10 bits						
		МЗ	4553M4H							
		МЗ	4553M8/G8	8192 words X 10 bits						
		МЗ	4553M8H/G8H							
	RAM	МЗ	4553M4/M8/G8	288 words X 4 bits (including LCD display RAM 29 words X 4 bits)						
		M34	553M4H/M8H/G8H							
Input/Output ports	Do-D:	5	I/O	Six independent I/O ports. Input is examined by skip decision. The output structure can be switched by software. Port D5 is also used as INT pin.						
	D6, D	7	Output	Two independent output ports. Ports D6 and D7 are also used as XCIN and XCOUT, respectively.						
	P00-F	203	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P00–P03 are also used as SEG21–SEG24, respectively.						
	P10-F	<b>P</b> 13	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P10–P13 are also used as SEG25–SEG28, respectively.						
	P20-P23		I/O	4-bit I/O port; The output structure can be switched by software. Ports P20–P23 are also used as SEG17–SEG20, respectively.						
	C Output		Output	1-bit output; Port C is also used as CNTR pin.						
Timers	Timer 1			8-bit programmable timer with a reload register and has an event counter.						
	Timer 2			8-bit programmable timer with two reload registers and PWM output function.						
	Timer	3		16-bit timer, fixed dividing frequency (timer for clock count)						
	Timer	LC		4-bit timer with a reload register (for LCD clock)						
	Watch	ndog	timer	16-bit timer (fixed dividing frequency) (for watchdog)						
LCD control	Selec	tive	bias value	1/2, 1/3 bias						
circuit	Selec	tive	duty value	2, 3, 4 duty						
	Comn	non	output	4						
	Segm	ent	output	29						
	Intern powei		esistor for oply	$2r \times 3$ , $2r \times 2$ , $r \times 3$ , $r \times 2$ ( $r = 80 \text{ k}\Omega$ , (Ta = 25 °C, Typical value))						
Interrupt	Sourc	es		4 (one for external, three for timer )						
	Nestir	ng		1 level						
Subroutine ne	sting			8 levels						
Device structu	re			CMOS silicon gate						
Package				48-pin plastic molded LQFP (48P6Q-A)						
Operating tem	peratu	ire ra	ange	−20 °C to 85 °C						
Supply	Mask ROM version		M version	1.8 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)						
voltage	One T	īme	PROM version	1.8 to 3.6V (It depends on operation source clock, oscillation frequency and operation mode)						
Power dissipation	Active (Mask		de M version)	2.2 mA (at room temperature, $VDD = 5 V$ , $f(XIN) = 6 MHz$ , $f(XCIN) = stop$ , $f(STCK) = f(XIN)/1$ )						
	At clo	ck o	perating mode M version)	6 $\mu$ A (at room temperature, VDD = 5 V, f(XCIN) = 32 kHz)						
	At RA	M b	ack-up M version)	0.1 $\mu$ A (at room temperature, VDD = 5 V, output transistor is cut-off state)						



#### **PIN DESCRIPTION**

Pin	Name	Input/Output	Function				
VDD	Power supply	_	Connected to a plus power supply.				
Vss	Ground	_	Connected to a 0 V power supply.				
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.				
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.				
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them.				
Xout	Main clock output	Output	When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.				
XCIN	Sub-clock input	Input	I/O pins of the sub-clock generating circuit. Connect a 32.768 kHz quartz-crystal of tor between pins XCIN and XCOUT. A feedback resistor is built-in between them. XCIN XCOUT pins are also used as ports D6 and D7, respectively.				
Хсоит	Sub-clock output	Output					
D0-D5	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port D5 is also used as INT pin.				
D6, D7	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is N-channel open-drain. Ports D $_6$ and D $_7$ are also used as XCIN pin and XCOUT pin, respectively.				
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P00–P03 are also used as SEG21–SEG24, respectively.				
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P10–P13 are also used as SEG25–SEG28, respectively.				
P20-P23	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports P20–P23 are also used as SEG17–SEG20, respectively.				
Port C	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR pin.				
COM <sub>0</sub> – COM <sub>3</sub>	Common output	Output	LCD common output pins. Pins COMo and COM1 are used at 1/2 duty, pins COM0–COM2 are used at 1/3 duty and pins COM0–COM3 are used at 1/4 duty.				
SEG0-SEG28	Segment output	Output	LCD segment output pins. SEG0–SEG2 pins are used as VLc3–VLc1 pins, respectively. SEG17–SEG28 pins are used as Ports P20–P23, Ports P00–P03 and Ports P10–P13, respectively.				
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 1 event counter and to output the PWM signal generated by timer 2.CNTR pin is also used as Port C.				
INT	Interrupt input	Input	INT pin accepts external interrupts. They have the key-on wakeup function which can be switched by software. INT pin is also used as Port D <sub>5</sub> .				

# **MULTIFUNCTION**

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
XCIN	D6	D6	XCIN	P20	SEG17	SEG17	P20
Хсоит	D7	D7	Хсоит	P21	SEG18	SEG18	P21
P00	SEG21	SEG21	P00	P22	SEG19	SEG19	P22
P01	SEG22	SEG22	P01	P23	SEG20	SEG <sub>20</sub>	P23
P02	SEG23	SEG23	P02	D <sub>5</sub>	INT	INT	D5
P03	SEG24	SEG24	P03	С	CNTR	CNTR	С
P10	SEG25	SEG25	P10	SEG <sub>0</sub>	VLC3	VLC3	SEG0
P11	SEG26	SEG26	P11	SEG1	VLC2	VLC2	SEG1
P12	SEG27	SEG27	P12	SEG <sub>2</sub>	VLC1	VLC1	SEG2
P13	SEG28	SEG28	P13				

Notes 1: Pins except above have just single function.



<sup>2:</sup> The input/output of Ds can be used even when INT is selected.

The threshold value is different between port D5 and INT. Accordingly, be careful when the input of both is used.

3: The port C "H" output function can be used even when CNTR (output) is selected.

# Some parametric limits are subject to change

# **DEFINITION OF CLOCK AND CYCLE**

#### Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XCIN)) by the external quartz-crystal oscillation

#### System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

#### Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

#### Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

	Register MR			System clock	Operation mode				
MR <sub>3</sub>	MR2	MR1	MR <sub>0</sub>						
1	1	0	0	f(STCK) = f(RING)/8	Internal frequency divided by 8 mode				
1	0	0	0	f(STCK) = f(RING)/4	Internal frequency divided by 4 mode				
0	1	0	0	f(STCK) = f(RING)/2	Internal frequency divided by 2 mode				
0	0	0	0	f(STCK) = f(RING)	Internal frequency through mode				
1	1	0	1	f(STCK) = f(XIN)/8	High-speed frequency divided by 8 mode				
1	0	0	1	f(STCK) = f(XIN)/4	High-speed frequency divided by 4 mode				
0	1	0	1	f(STCK) = f(XIN)/2	High-speed frequency divided by 2 mode				
0	0	0	1	f(STCK) = f(XIN)	High-speed through mode				
1	1	1	0	f(STCK) = f(XCIN)/8	Low-speed frequency divided by 8 mode				
1	0	1	0	f(STCK) = f(XCIN)/4	Low-speed frequency divided by 4 mode				
0	1	1	0	f(STCK) = f(XCIN)/2	Low-speed frequency divided by 2 mode				
0	0	1	0	f(STCK) = f(XCIN)	Low-speed through mode				

Note: The f(RING)/8 is selected after system is released from reset.

# PORT FUNCTION

	TONCTION						
Port	Pin	Input	Output structure	I/O	Control	Control	Remark
lion	1 111	Output	Output structure	unit	instructions	registers	Kemark
Port D	D0-D4, D5/INT	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
		(6)	CMOS		SZD	I1, K2	function (programmable)
					CLD		
	XCIN/D6, XCOUT/D7	Output	N-channel open-drain			RG	
		(2)					
Port P0	P00/SEG21-P03/SEG24	I/O	N-channel open-drain/	4	OP0A	FR0, PU0	Built-in pull-up functions, key-on
		(4)	CMOS		IAP0	K0	wakeup functions and output
						C1	structure selection function
							(programmable)
Port P1	P10/SEG25-P13/SEG28	I/O	N-channel open-drain/	4	OP1A	FR0, PU1	Built-in pull-up functions, key-on
		(4)	CMOS		IAP1	K0, K1	wakeup functions and output
						C2	structure selection function
							(programmable)
Port P2	P20/SEG17-P23/SEG20	I/O	N-channel open-drain/	4	OP2A	FR2	Output structure selection func
		(4)	CMOS		IAP2	L3	tion (programmable)
Port C	C/CNTR	Output	CMOS	1	RCP	W1	
		(1)			SCP		




# **CONNECTIONS OF UNUSED PINS**

Pin	Connection	Usage condition
XIN	Connect to Vss.	RC oscillator is not selected
Хоит	Open.	
XCIN/D6	Connect to Vss.	
XCOUT/D7	Open.	
D0-D4	Open.	
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D5/INT	Open.	INT pin input is disabled.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
C/CNTR	Open.	CNTR input is not selected for timer 1 count source.
P00/SEG21-	Open.	The key-on wakeup function is invalid.
P03/SEG24	Connect to Vss.	Segment output is not selected.
		N-channel open-drain is selected for the output structure.
		Pull-up transistor is OFF.
		The key-on wakeup function is invalid.
P10/SEG25-	Open.	The key-on wakeup function is invalid.
P13/SEG28	Connect to Vss.	Segment output is not selected.
		N-channel open-drain is selected for the output structure.
		Pull-up transistor is OFF.
		The key-on wakeup function is invalid.
P20/SEG17-	Open.	
P23/SEG20	Connect to Vss.	Segment output is not selected.
		N-channel open-drain is selected for the output structure.
COMo-COM3	Open.	<del> </del>
SEG <sub>0</sub> /V <sub>L</sub> C <sub>3</sub>	Open.	SEG <sub>0</sub> pin is selected.
SEG1/VLC2	Open.	SEG1 pin is selected.
SEG2/VLC1	Open.	SEG2 pin is selected.
SEG3-SEG16	Open.	


(Note when connecting to Vss and Vdd)




<sup>•</sup> Connect the unused pins to VSs and VDD using the thickest wire at the shortest distance against noise.




Port block diagram (1)




Port block diagram (2)




Port block diagram (3)




Port block diagram (4)




Port block diagram (5)



Port block diagram (6)



Port block diagram (7)



**Block diagram of external interrupt** 

# FUNCTION BLOCK OPERATIONS CPU

# (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

#### (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both An instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

#### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

#### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Also, when the TABP p instruction is executed at UPTF flag = "1", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D, the high-order 1 bit of register D is "0". When the TABP p instruction is executed at UPTF flag = "0", the contents of register D remains unchanged. The UPTF flag is set to "1" with the SUPT instruction and cleared to "0" with the RUPT instruction. The initial value of UPTF flag is "0".

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



# (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

#### (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

#### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

# (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

#### (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

#### Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

# PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34553ED.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34553M4	4096 words	32 (0 to 31)
M34553M4H		
M34553M8	8192 words	64 (0 to 63)
M34553M8H		
M34553G8		
M34553G8H		

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34553M8/M8H/G8/G8H




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

# **DATA MEMORY (RAM)**

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). RAM includes the area for LCD.

When writing "1" to a bit corresponding to displayed segment, the segment is turned on.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Register Z of data pointer is undefined after system is released

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34553M4/M4H	288 words X 4 bits (1152 bits)
M34553M8/M8H	
M34553G8/G8H	

RAM 288 words X 4 bits (1152 bits)

	Register Z					(	)				1			
	Register X	0	1	2	3		12	13	14	15	0	1	2	3
	0												-	
	1													
	2													
	3													
	4													
	5													
	6													
stel	7													
Register Y	8										0	8	16	24
<u>~</u>	9										1	9	17	25
	10										2	10	18	26
	11										3	11	19	27
	12										4	12	20	28
	13										5	13	21	
	14										6	14	22	
	15										7	15	23	

Note: The numbers in the shaded area indicate the corresponding segment output pin numbers.

Fig. 12 RAM map

#### INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

# (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

# (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

# (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

**Table 3 Interrupt sources** 

	torrapt courses		
Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Request flag	Skip instruction	Enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20

#### Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction	
1	Enabled	Invalid	
0	Disabled	Valid	



# (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
   An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
   INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
   Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
   The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

#### (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

# (6) Interrupt control registers

• Interrupt control register V1 Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The timer 3 interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

#### Table 6 Interrupt control registers

Interrupt control register V1		at reset : 00002		at power down : 00002	R/W TAV1/TV1A	
V/4c Timer 2 interrupt enable hit		0	Interrupt disabled (	SNZT2 instruction is valid)		
V13 Timer 2 interrupt enable bit	Timer 2 interrupt enable bit	1	Interrupt enabled (	Interrupt enabled (SNZT2 instruction is invalid)		
1/10	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)			
V 12		1	Interrupt enabled (	SNZT1 instruction is invalid)		
V11	Not used	0	This bit has no function, but read/write is enabled.			
VII	Not used	1				
V10	External 0 interrupt enable bit	0	Interrupt disabled (	SNZ0 instruction is valid)		
V 10		1	Interrupt enabled (	SNZ0 instruction is invalid)		

Interrupt control register V2		at reset : 00002		at power down : 00002	R/W TAV2/TV2A
V23 Not used		0	This hit has no fun	This bit has no function, but read/write is enabled.	
V23	Not used	1	THIS BIT HAS HO TAIT	otion, but road, write is chasica.	
\/Oo	V22 Not used	0	This bit has no function, but read/write is enabled.		
V22		1			
\/0.	Not used	0	This bit has no function, but read/write is enabled.		
V21	Not used	1	This bit has no function, but read/write is enabled.		
1/00	Timer 3 interrupt enable bit	0	Interrupt disabled (	(SNZT3 instruction is valid)	
V20		1	Interrupt enabled (	SNZT3 instruction is invalid)	

Note: "R" represents read enabled, and "W" represents write enabled.



# (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V20), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).




Fig. 16 Interrupt sequence

#### **EXTERNAL INTERRUPTS**

The 4553 Group has the external 0 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D5/INT	When the next waveform is input to D5/INT pin	l11
		Falling waveform ("H"→"L")	l12
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

# (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to D5/INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16). The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

#### • External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to D5/INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- ② Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
   with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D5/INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

# (2) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
113	INT pin input control bit (Note 2)	0	INT pin input disab	led	
113	in in put control bit (Note 2)	1	INT pin input enabl	led	
			Falling waveform/"	L" level ("L" level is recognized with	the SNZI0
l 112	Interrupt valid waveform for INT pin/	0	instruction)		
112	return level selection bit (Note 2)	1	Rising waveform/"H" level ("H" level is recognized with the SNZI0		
		'	instruction)		
111	INT pin edge detection circuit control bit	0	One-sided edge detected		
'''	in in pin eage detection circuit control bit	1	Both edges detected		
I10	INT pin Timer 1 count start synchronous	0	Timer 1 count start	synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start	start synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of these bits (I12, I13) are changed, the external interrupt request flag (EXF0) may be set.



# (3) Notes on External 0 interrupts

- ① Note [1] on bit 3 of register I1
  - When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18<sup>(1)</sup>) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 182). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 183).




Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
  - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19①).

Fig. 19 External 0 interrupt program example-2

- ③ Note on bit 2 of register I1
  When the interrupt valid waveform of the D5/INT pin is changed
- with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20<sup>(1)</sup>) and then, change the bit 2 of register I1.
  - In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20@). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20@).




Fig. 20 External 0 interrupt program example-3

#### **TIMERS**

The 4553 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
 The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4553 Group timer consists of the following circuits.

- Prescaler: 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2: 8-bit programmable timer
- Timer 3: 16-bit fixed dividing frequency timer
- Timer LC: 4-bit programmable timer
- Watchdog timer: 16-bit fixed dividing frequency timer
   (Timers 1, 2, and 3 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3 and LC can be controlled with the timer control registers PA, W1 to W4. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.



Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, 3 and LC count sources	PA
	binary down counter				
Timer 1	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR output control	W1
	binary down counter	Prescaler output (ORCLK)		Timer 1 interrupt	
	(link to INT input)	Timer 3 underflow			
		(T3UDF)			
		CNTR input			
Timer 2	8-bit programmable	XIN input	1 to 256	Timer 1 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR output	
	(PWM output function)	divided by 2		Timer 2 interrupt	
Timer 3	16-bit fixed dividing	XCIN input	8192	Timer 1 count source	W3
	frequency	• ORCLK	16384	Timer 3 interrupt	
			32768	Timer LC count source	
			65536		
Timer LC	4-bit programmable	Bit 4 of timer 3	1 to 16	• LCD clock	W4
	binary down counter	System clock (STCK)			
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	






Fig. 22 Timer structure (1)




Fig. 23 Timer structure (2)

#### Table 10 Timer related registers

Timer control register PA		at reset : 02		at power down : 02	W TPAA
PA <sub>0</sub>	Prescaler control bit	0	Stop (state initialize	ed)	
FAU	Flescaler control bit	1	Operating		

Timer control register W1		at reset : 00002		reset : 00002	at power down : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	(	0	Timer 1 count auto	-stop circuit not selected	
1	bit (Note 2)	•	1	Timer 1 count auto	-stop circuit selected	
W12	W/10 T		)	Stop (state retained)		
VV 12	Timer 1 control bit	1		Operating		
		W11	W10		Count source	
W11		0 0 PV		PWM signal (PWMOUT)		
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10	(Note 3)	1	0	Timer 3 underflow signal (T3UDF)		
(1.01.		1	1	CNTR input		

Timer control register W2		at	reset : 00002	at power down : 00002	R/W TAW2/TW2A	
W23 CNTR pin output control bit		0	CNTR pin output ir	nvalid		
VV23	CNTR pin output control bit	1	CNTR pin output v	CNTR pin output valid		
\M22	W22 PWM signal interrupt valid waveform/ return level selection bit	0	PWM signal "H" interval expansion function invalid			
VVZ2		1	PWM signal "H" interval expansion function valid			
W21	Taran O a satural hit	0	Stop (state retained)			
VVZ1	Timer 2 control bit	1	Operating			
W20	To an O annual annual and an his	0	XIN input			
VV20	Timer 2 count soruce selection bit	1	Prescaler output (ORCLK)/2 signal output			

Timer control register W3			at reset : 00002		at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	(	)	XCIN input		
1105	bit	1		Prescaler output (C	DRCLK)	
W32	W30		)	Stop (Initial state)		
VV32	Timer 3 control bit		1	Operating		
		W31	W30		Count source	
W31	The second second second section bits	0	0	Underflow occurs e	every 8192 counts	
	Timer 3 count source selection bits	0	1	Underflow occurs every 16384 counts		
W30		1	0	Underflow occurs every 32768 counts		
		1	1	Underflow occurs e	every 65536 counts	

Timer control register W4		at reset : 00002		at power down : state retained	R/W TAW4/TW4A
W43	Timer LC control bit	0	Stop (state retained)		
		1	Operating		
W42	Timer LC count source selection bit	0	Bit 4 (T34) of timer 3		
		1	System clock (STCK)		
W41	CNTR output auto-control circuit	0	CNTR output auto-control circuit not selected		
	selection bit	1	CNTR output auto-control circuit selected		
W40	CNTR pin input count edge selection bit	0	Falling edge		
		1	Rising edge		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

<sup>3:</sup> Port C output is invalid when CNTR input is selected for the timer 1 count source.



<sup>2:</sup> This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

PRELIMINARY

# (1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

· Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the CNTR output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

· Timer control register W3

Register W3 controls the count operation and count source of timer 3. Set the contents of this register through register A with the TW5A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the operation and count source of timer LC, the selection of CNTR output auto-control circuit and the count edge of CNTR input. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A..

### (2) Prescaler (interrupt function)

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3 and LC count sources.

# (3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and
- 3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."



### (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with two timer 2 reload registers (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R2H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2 instruction.

Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2

Timer 2 starts counting after the following process;

- 1 set data in timer 2
- 2 set count source by bit 0 of register W2, and
- 3 set the bit 1 of register W2 to "1."

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When bit 3 of register W2 is set to "1", timer 2 reloads data from reload register R2L and R2H alternately each underflow.

Timer 2 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H. The PWM signal (PWMOUT) is output from CNTR pin.

When bit 2 of register W2 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R2H for the counter of timer 2 is extended for a half period of count source.

In this case, when a value set in reload register R2H is n, timer 2 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R2H. When bit 1 of register W4 is set to "1", the PWM signal output to CNTR pin is switched to valid/invalid each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W2 is cleared to "0" in the "H" interval of PWM signal, timer 2 does not stop until it next timer 2 underflow. When clearing bit 1 of register W2 to "0" to stop timer 2, avoid a timing when timer 2 underflows.

# (5) Timer 3 (interrupt function)

Timer 3 is a 16-bit binary down counter.

Timer 3 starts counting after the following process;

- ① set count value by bits 0 and 1 of register W3.
- 2 set count source by bit 3 of register W3, and
- 3 set the bit 2 of register W3 to "1."

Once count is started, when timer 3 underflows (the set count value is counted), the timer 3 interrupt request flag (T3F) is set to "1," and count continues.

Bit 4 of timer 3 can be used as the timer LC count source for the LCD clock generating.

When bit 2 of register W3 is cleared to "0", timer 3 is initialized to "FFFF16" and count is stopped.

Timer 3 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 3 underflow occurs at clock operating mode, system returns from the power down state.

#### (6) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

- 1) set data in timer LC.
- 2 select the count source with the bit 2 of register W4, and
- 3 set the bit 3 of register W4 to "1."

When a value set in reload register RLC is n, timer LC divides the count source signal by n + 1 (n = 0 to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-reload function).

Timer LC underflow signal divided by 2 can be used for the LCD clock.



# (7) Timer input/output pin (C/CNTR pin)

CNTR pin is used to input the timer 1 count source and output the PWM signal generated by timer 2. When the PWM signal is output from C/CNTR pin, set "0" to the output latch of port C.

The selection of CNTR output signal can be controlled by bit 3 of register W2.

When the CNTR input is selected for timer 1 count source, timer 1 counts the waveform of CNTR input selected by bit 0 of register W4. Also, when the CNTR input is selected, the output of port C is invalid (high-impedance state).

#### (8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

#### (9) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT pin input

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin.

The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

#### (10) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

# (11) Precautions

Note the following for the use of timers.

#### Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

#### · Timer count source

Stop timer 1, 2, and LC counting to change its count source.

#### · Reading the count value

Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

#### · Writing to the timer

Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.

#### · Writing to reload register R1, R2H

When writing data to reload register R1 or reload regiser R2H while timer 1 or timer 2 is operating, avoid a timing when timer 1 or timer 2 underflows.

#### • Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R2H.

#### • Timer 3

Stop timer 3 counting to change its count source.

#### • Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.






Fig. 24 Timer 2 operation (reload register R2L: "0316", R2H: "0216")






Fig. 25 CNTR output auto-control function by timer 1





Notes 1: In order to stop timer 2 at CNTR output valid (W23 = "1"), avoid a timing when timer 2 underflows. If these timings overlap, a hazard may occur in a CNTR output waveform.

2: At CNTR output valid, timer 2 stops after "H" interval of PWM signal set by reload register R2H is output.

Fig. 26 Timer 2 count start/stop timing

#### **WATCHDOG TIMER**

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the  $\overline{\text{RESET}}$  pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- ③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 27 Watchdog timer function



dog timer function.

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 28). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down state (refer to Figure 29). The watchdog timer function is valid after system is returned from the power down. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down, and stop the watch-

```
WRST
             ; WDF1 flag cleared
DI
DWDT
             ; Watchdog timer function enabled/disabled
WRST
             ; WEF and WDF1 flags cleared
   :
```

Fig. 28 Program example to start/stop watchdog timer

```
WRST
              ; WDF1 flag cleared
NOP
DI
              ; Interrupt disabled
EPOF
              ; POF instruction enabled
POF
Oscillation stop
   :
```

Fig. 29 Program example to enter the mode when using the watchdog timer

#### LCD FUNCTION

The 4553 Group has an LCD (Liquid Crystal Display) controller/driver. When the proper voltage is applied to LCD power supply input pins (VLC1–VLC3) and data are set in timer control register (W4), timer LC, LCD control registers (L1, L2, L3, C1, C2), and LCD RAM, the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias. 4 common signal output pins and 29 segment signal output pins can be used to drive the LCD. By using these pins, up to 116 segments (when 1/4 duty and 1/3 bias are selected) can be controlled to display. The LCD power input pins (VLC1–VLC3) are also used as pins SEG0–SEG2. When SEG0–SEG2 are selected, the internal power (VDD) is used for the LCD power.

### (1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 11 Duty and maximum number of displayed pixels

		<u> </u>
Duty	Maximum number of displayed pixels	Used COM pins
1/2	58 segments	COM <sub>0</sub> , COM <sub>1</sub> (Note)
1/3	87 segments	COM0-COM2 (Note)
1/4	116 segments	COM0-COM3

Note: Leave unused COM pins open

### (2) LCD clock control

The LCD clock is determined by the timer LC count source selection bit (W42), timer LC control bit (W43), and timer LC. Accordingly, the frequency (F) of the LCD clock is obtained by the following formula. Numbers (① to ③) shown below the formula correspond to numbers in Figure 30, respectively.

 When using the prescaler output (ORCLK) as timer LC count source (W42="1")

$$F = ORCLK \times \frac{1}{LC+1} \times \frac{1}{2}$$

$$0$$

$$0$$

$$0$$

$$0$$

$$0$$

• When using the bit 4 of timer 3 as timer LC count source (W42="0")

[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

Frame frequency = 
$$\frac{F}{n}$$
 (Hz)

Frame period = 
$$\frac{n}{F}$$
 (s)

F: LCD clock frequency




Fig. 30 LCD clock control circuit structure




Fig. 31 LCD controller/driver

# (3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

### (4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes IVLC3I and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes VLC3 level.

X			0				1				2			;	3	
Y Bits	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	
8	SEG <sub>0</sub>	SEG <sub>0</sub>	SEG <sub>0</sub>	SEG <sub>0</sub>	SEG8	SEG8	SEG8	SEG8	SEG16	SEG16	SEG16	SEG16	SEG24	SEG24	SEG24	SE
9	SEG1	SEG1	SEG1	SEG1	SEG9	SEG9	SEG9	SEG9	SEG17	SEG17	SEG17	SEG17	SEG25	SEG25	SEG25	SE
10	SEG2	SEG2	SEG2	SEG2	SEG <sub>10</sub>	SEG <sub>10</sub>	SEG10	SEG <sub>10</sub>	SEG18	SEG18	SEG18	SEG18	SEG26	SEG26	SEG26	SE
11	SEG3	SEG3	SEG3	SEG3	SEG11	SEG11	SEG11	SEG11	SEG19	SEG19	SEG19	SEG19	SEG27	SEG27	SEG27	SE
12	SEG4	SEG4	SEG4	SEG4	SEG12	SEG12	SEG12	SEG12	SEG20	SEG20	SEG20	SEG20	SEG28	SEG28	SEG28	SE
13	SEG5	SEG5	SEG5	SEG5	SEG13	SEG13	SEG13	SEG13	SEG21	SEG21	SEG21	SEG21				-
14	SEG6	SEG6	SEG6	SEG6			SEG14									_
15	SEG7	SEG7	SEG7	SEG7	SEG15	SEG15	SEG15	SEG15	SEG23	SEG23	SEG23	SEG23				-
COM	СОМз	COM <sub>2</sub>	COM <sub>1</sub>	COM <sub>0</sub>	СОМз									COM <sub>2</sub>	COM1	CC

Trotor me drou markeu

Note: The area marked " — " is not the LCD display RAM.

Fig. 32 LCD RAM map

### Table 12 LCD control registers (1)

LCD control register L1			at	reset : 00002	at power dow	vn : state retained	R/W TAL1/TL1A
L13	Internal dividing resistor for LCD power	0		2r X 3, 2r X 2			
L I3	supply selection bit (Note 2)	1		r X 3, r X 2	2		
1.10	L12 LCD control bit	(	)	Stop			
L12		1		Operating			
			L10	Duty		Bias	;
L11	LCD duty and bias selection bits	0	0		Not available		
		0	1	1/2		1/2	
L10		1	0	1/3		1/3	
		1	1	1/4		1/3	

	LCD control register L2		reset : 00002	at power down : state retained	W TL2A
L23	SEG <sub>0</sub> /V <sub>L</sub> C <sub>3</sub> pin function switch bit (Note 3)	0	SEG0		
LZ3	SEGO/VEC3 pin function switch bit (Note 3)	1	VLC3		
L22	SEC4/// co pin function quitab bit (Note 4)	0	SEG1		
LZ2	SEG1/VLC2 pin function switch bit (Note 4)	1	VLC2		
1.04	SEG2/VLC1 pin function switch bit (Note 4)	0	SEG2		
L21		1	VLC1		
1.20	Internal dividing resistor for LCD power		Internal dividing res	sistor valid	·
L20	supply control bit	1	Internal dividing res	sistor invalid	

	LCD control register L3 at		t reset : 11112	at power down : state retained	W TL3A	
L33	P23/SEG20 pin function switch bit	0	SEG20			
L33	F23/3EG20 pill function switch bit	1	P23			
1.20	P22/SEG19 pin function switch bit	0	SEG19			
L32	P22/3EG19 piri function switch bit	1	P22			
1.04	P21/SEG18 pin function switch bit	0	SEG18			
L31		1	P21			
1.20	P20/SEG17 pin function switch bit	0	SEG17			
L30		1	P20			

- 2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.
- 3: VLC3 is connected to VDD internally when SEG0 pin is selected.
- 4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.

### Table 12 LCD control registers (2)

	LCD control register C1	at	reset : 11112	at power down : state retained	W TC1A
C13	P03/SEG24 pin function switch bit	0	SEG24		
C13	FU3/3EG24 pin function switch bit	1	P03		
C12	P02/SEG23 pin function switch bit	0	SEG23		
C12	P02/3EG23 pill fullction switch bit	1	P02		
C11	P01/SEG22 pin function switch bit	0	SEG22		
CII		1	P01		
C10	P00/SEG21 pin function switch bit	0	SEG21	_	
		1	P00		

	LCD control register C2	a	t reset : 11112	at power down : state retained	W TC2A		
C23	P13/SEG28 pin function switch bit	0	SEG28				
023	1 13/02 025 pin function switch bit	1	P13				
C22	P12/SEG27 pin function switch bit	0	SEG27				
622	F 12/3EG27 piii function switch bit	1	P12				
C21	B14/SEG26 pin function switch hit	0	SEG26				
C21	P11/SEG26 pin function switch bit	1	P11				
C20	P10/SEG25 pin function switch bit	0	SEG25				
C20		1	P10	<u> </u>	•		




Fig. 33 LCD controller/driver structure

# (5) LCD power supply circuit

Select the LCD power supply circuit suitable for the using LCD panel.

The LCD power supply circuit is fixed by the followings;

- The internal dividing resistor is controlled by bit 0 of register L2.
- The internal dividing resistor is selected by bit 3 of register L1.
- The bias condition is selected by bits 0 and 1 of register L1.

#### Internal dividing resistor

The 4553 Group has the internal dividing resistor for LCD power vlagus

When bit 0 of register L2 is set to "0", the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to "0", the internal dividing resistor is turned off.

The same six resistor (r) is prepared for the internal dividing resistor. According to the setting value of bit 3 of register L1 and using bias condition, the resistor is prepared as follows;

- L13 = "0", 1/3 bias used: 2r X 3 = 6r
- L13 = "0", 1/2 bias used: 2r X 2 = 4r
- L13 = "1", 1/3 bias used: r X 3 = 3r
- L13 = "1", 1/2 bias used: r X 2 = 2r

#### ● VLC3/SEG0 pin

The selection of VLC3/SEG0 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of VLC3 < VDD to the pin externally.

When the SEGo pin function is selected, VLC3 is connected to VDD internally.

#### ● VLC2/SEG1, VLC1/SEG2 pin

The selection of VLC2/SEG1 pin function is controlled with the bit 2 of register L2.

The selection of VLC1/SEG2 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of 0<VLC1<VLC2<VLC3 to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin have the same electric potential at 1/2 bias. When SEG1 and SEG2 pin functions are selected, use the internal dividing resistor. In this time, VLC2 and VLC1 are connected to the generated dividingg voltage.




Fig. 34 LCD power supply circuit example (1/3 bias condition selected)



#### **RESET FUNCTION**

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to  $\overline{\text{RESET}}$  pin, software starts from address 0 in page 0.




Fig. 35 Reset release timing




Fig. 36 RESET pin input waveform and reset operation

# (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100  $\mu s$  or less.

If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 37 Structure of reset pin and its peripherals,, and power-on reset operation

Table 13 Port state at reset

Name	Function	State	
D0-D4	D0-D4	High-impedance (Notes 1, 2)	
D5/INT	D5	High-impedance (Notes 1, 2)	
XCIN/D6, XCOUT/D7	XCIN, XCOUT	Sub-clock input	
P00/SEG21-P03/SEG24	P00-P03	High-impedance (Notes 1, 2, 3)	
P10/SEG25-P13/SEG28	P10-P13	High-impedance (Notes 1, 2, 3)	
P20/SEG17-P23/SEG20	P20-P23	High-impedance (Notes 1, 2, 3)	
SEG0/VLC3-SEG2/VLC1	SEG0-SEG2	VLC3 (VDD) level	
SEG3-SEG16	SEG3-SEG16	VLC3 (VDD) level	
COM0-COM3	СОМ0-СОМ3	VLC3 (VDD) level	
C/CNTR	С	"L" (Vss) level	

Notes 1: Output latch is set to "1."

- 2: Output structure is N-channel open-drain.
- 3: Pull-up transistor is turned OFF.



# (2) Internal state at reset

Figure 38 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 38 are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	
External 0 interrupt request flag (EXF0)	0
Interrupt control register V1	0 0 0 0 (Interrupt disabled)
Interrupt control register V2	0 0 0 0 (Interrupt disabled)
Interrupt control register I1	0 0 0 0
Timer 1 interrupt request flag (T1F)	0
• Timer 2 interrupt request flag (T2F)	0
Timer 3 interrupt request flag (T3F)	0
Watchdog timer flags (WDF1, WDF2)	0
Watchdog timer enable flag (WEF)	<u>—</u>
Timer control register PA	
• Timer control register W1	
• Timer control register W2	
• Timer control register W3	<u> </u>
Timer control register W4	
Clock control register MR	
Clock control register RG	
LCD control register L1	
LCD control register L2	
LCD control register L3	
LCD control register C1	
LCD control register C2	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Port output structure control register FR0	
Port output structure control register FR1	
Port output structure control register FR2	
Carry flag (CY)	
High-order bit reference enable flag (UPTF)	
Register A	
Register B	
Register D	
Register E	
• Register X	
Register Y	
• Register Z	
Stack pointer (SP)	
Operation source clock	
Ceramic resonator circuit	
Ceramic resonator circuit      RC oscillation circuit	,
Ceramic resonator circuit      RC oscillation circuit      Quartz-crystal oscillator	Stop

Fig. 38 Internal state at reset

# **VOLTAGE DROP DETECTION CIRCUIT** (only for H version)

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

#### (1) SVDE instruction

When the SVDE instruction is executed, the voltage drop deteciton circuit is valid even after system enters into the power down mode. The SVDE instruction can be executed only once.

In order to release the execution of the SVDE instruction, the system reset is required.




Fig. 39 Voltage drop detection reset circuit




Fig. 40 Voltage drop detection circuit operation waveform

### (2) Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 41);

supply voltage does not fall below to VRST, and

its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.




Fig. 41 VDD and VRST



### POWER DOWN FUNCTION

The 4553 Group has 2-type power down functions.

System enters into each power down state by executing the following instructions.

Clock operating mode	EPOF and POF instructions
RAM back-up mode	EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

### (1) Clock operating mode

The following functions and states are retained.

- RAM
- Reset circuit
- XCIN-XCOUT oscillation
- LCD display
- Timer 3

# (2) RAM back-up mode

The following functions and states are retained.

- RAM
- Reset circuit

# (3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 3 underflow occurs

in the power down mode.

In either case, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

### (4) Cold start condition

The CPU starts executing the software from address 0 in page 0 when:

- reset pulse is input to RESET pin,
- reset by watchdog timer is performed, or
- reset by the voltage drop detection circuit is performed. In this case, the P flag is "0."

### (5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T3F flag.

Table 15 Functions and states retained at power down

Function	Power do	wn mode
Function	Clock	
		RAM
	operating	back-up
Program counter (PC), registers A, B,	X	×
carry flag (CY), stack pointer (SP) (Note 2)		
Contents of RAM	0	0
Interrupt control registers V1, V2	X	X
Interrupt control register I1	0	0
Selected oscillation circuit	0	0
Clock control register MR, RG	0	0
Timer 1 to timer 2 functions	(Note 3)	(Note 3)
Timer 3 function	0	0
Timer LC function	0	(Note 3)
Watchdog timer function	X (Note 4)	X (Note 4)
Timer control registers PA	X	X
Timer control registers W1 to W4	0	0
LCD display function	0	(Note 5)
LCD control registers L1 to L3, C1, C2	0	0
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Pull-up control registers PU0, PU1	0	0
Key-on wakeup control registers K0 to K2	0	0
Port output format control registers	0	0
FR0 to FR2		
External interrupt request flag	×	×
(EXF0)		
Timer interrupt request flags (T1F, T2F)	(Note 3)	(Note 3)
Timer interrupt request flag (T3F)	0	0
Interrupt enable flag (INTE)	X	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then go into the power down state.
- 5: LCD is turned off.
- 6: When the SVDE instruction is executed, this function is valid at power down.
- 7: In the RAM back-up mode, C/CNTR pin outputs "L" level.
  However, when the CNTR input is selected (W11, W10="11"), C/CNTR pin is in an input enabled state (output = high-impedance).
  Other ports retain their respective output levels.



# (6) Return signal

An external wakeup signal or timer 3 interrupt request flag (T3F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.

Table 16 shows the return condition for each return source.

### (7) Control registers

- · Key-on wakeup control register K0
  - Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K1
  - Register K1 controls the return condition and the selection of valid waveform/level of port P1. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2
  Register K2 controls the INT pin key-on wakeup function and the
  selection of return codition. Set the contents of this register
  through register A with the TK2A instruction. In addition, the TAK2
  instruction can be used to transfer the contents of register K2 to
  register A.

- Pull-up control register PU0
- Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.
- Pull-up control register PU1
  - Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.
- External interrupt control register I1
  - Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 16 Return source and return condition

F	Return source	Return condition	Remarks
lal	Ports P00–P03	Return by an external falling edge ("H"→"L").	The key-on wakeup function can be selected by two port unit.
wakeup signal	Ports P10–P13	Return by an external "H" level or "L" level input, or rising edge ("L"→"H") or falling edge ("H"→"L"). Return by an external "L" level input.	The key-on wakeup function can be selected by two port unit. Select the return level ("L" level or "H" level) and return condition (return by level or edge) with register K1 according to the external state before going into the power down state.
External w	INT pin	Return by an external "H" level or "L" level input, or rising edge ("L"→"H") or falling edge ("H"→"L").	Select the return level ("L" level or "H" level) with register I1 and return condition (return by level or edge) with register K2 according to the external state before going into the power down state.
lω̂		When the return level is input, the interrupt request flag (EXF0) is not set.	
	er 3 interrupt lest flag (T3F)	Return by timer 3 underflow or by setting T3F to "1".	Clear T3F with the SNZT3 instruction before system enters into the power down state.
		It can be used in the clock operating mode.	When system enters into the power down state while T3F is "1", system returns from the state immediately because it is recognized as return condition.






Fig. 42 State transition




Fig. 43 Set source and clear source of the P flag




Fig. 44 Start condition identified example using the SNZP instruction

Table 17 Key-on wakeup control register, pull-up control register and interrupt control register

and it may an manage control register, pair up control register and microup control register.								
	Key-on wakeup control register K0		reset : 00002	at power down : state retained	R/W TAK0/ TK0A			
K03	Port P12, P13 key-on wakeup	0	Key-on wakeup not	used				
NU3	control bit	1 Key-on wakeup use		sed				
I/Os	Port P10, P11 key-on wakeup	0 Key-on wakeup not		used				
K02	control bit	1	Key-on wakeup use	sed				
I/O i	Port P02, P03 key-on wakeup	0	Key-on wakeup not	iot used				
K01	control bit	1 Key-on wakeup use		ed				
I/Os	Port P00, P01 key-on wakeup	0 Key-on wakeup not		used				
<b>K0</b> 0	control bit	1	Key-on wakeup use	ed				

	Key-on wakeup control register K1		reset : 00002	at power down : state retained	R/W TAK1/ TK1A
V10	Bosto B45 B45 setum and BC5 and all action by	0	Returned by edge		
K13	K13 Ports P12, P13 return condition selection bit		Returned by level		
1/40	Ports P12, P13 valid waveform/level	0 Falling waveform/"L'		_" level	
K12	selection bit	1	Rising waveform/"H	ł" level	
1/14	Bosto Bas Bas saturas and Billion and a Constitution	0	Returned by edge		
l NII	K11 Ports P10, P11 return condition selection bit		Returned by level		
V10	Ports P10, P11 valid waveform/level	0	Falling waveform/"L	_" level	
K10	selection bit	1	Rising waveform/"H	d" level	

	Key-on wakeup control register K2		reset : 00002	at power down : state retained R/W TAK2	2/		
K23	I/Os Netured		This hit has no fund	This bit has no function, but read/write is enabled.			
N23	K23 Not used	1	Triis bit has no rune	This bit has no function, but read/write is enabled.			
L/Oo	K22 Not used	0	This bit has no function, but read/write is enabled.				
N22		1	This bit has no function, but read/white is enabled.				
I/O.	INIT pin return condition coloration bit	0	Returned by level				
K21	INT pin return condition selection bit	1	Returned by edge				
K20	I/Os INIT min least on walkering control hit	0	Key-on wakeup inva	alid			
N20	K20 INT pin key-on wakeup control bit		Key-on wakeup vali	id			

	Pull-up control register PU0		reset : 00002	at power down : state retained	R/W TAPU0/ TPU0A
DLIO	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
PU03	control bit	1	Pull-up transistor O	N	
DUOs	Port P02 pull-up transistor	0 Pull-up transistor O		FF	
PU02	control bit	1	Pull-up transistor O	N	
DUIO.	Port P01 pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1 Pull-up transistor ON			
DUO	Port P0o pull-up transistor	0 Pull-up transistor OF		FF	
PU00	control bit	1	Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at power down : state retained	R/W TAPU1/ TPU1A
PU13	Port P13 pull-up transistor	0	Pull-up transistor O	FF	
PU13	control bit	1	Pull-up transistor O	N	
DUIA	Port P12 pull-up transistor	0 Pull-up transistor O		OFF	
PU12	control bit	1	Pull-up transistor O	N	
DUI4.	Port P11 pull-up transistor	0	Pull-up transistor O	FF	
PU11	control bit	1 Pull-up transistor ON		N	
DUIA	Port P10 pull-up transistor	0 Pull-up transistor C		FF	
PU10	control bit	1	Pull-up transistor O	N	

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
l13	INT pin input control bit (Note 2)	0	INT pin input disab	led	
113	in in put control bit (Note 2)	1	INT pin input enab	led	
l12	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	instruction)  Rising waveform/"I		rm/"L" level ("L" level is recognized with the SNZI0	
l11	INT pin edge detection circuit control bit	0	instruction) One-sided edge de	etected	
111	INT pill eage detection circuit control bit	1	Both edges detected	ed	
I10	INT pin Timer 1 count start synchronous	0	Timer 1 count start	synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start	art synchronous circuit selected	



Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.

#### **CLOCK CONTROL**

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- · Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 45 shows the structure of the clock control circuit.

The 4553 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator or the RC oscillation can be used for the main clock (f(XIN)) of the 4553 Group.

The quartz-crystal oscillator can be used for sub-clock (f(XCIN)).




Fig. 45 Clock control circuit structure

### (1) On-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

### (2) Main clock generating circuit (f(XIN))

When the MCU operates by the ceramic resonator or the RC oscillator as the main clock (f(XIN)).

After system is released from reset, the ceramic oscillation is valid for main clock.

The ceramic oscillation is invalid and the RC oscillation circuit is valid with the CRCK instruction.

The CRCK instruction can be executed only once.

Execute the CRCK instruction in the initial setting routine (executing it in address 0 in page 0 is recommended).

When the main clock (f(XIN)) is not used, connect XIN pin to VSS and leave XOUT pin open, and do not execute the CRCK instruction (Figure 47).

### (3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance.

A feedback resistor is built in between pins XIN and XOUT (Figure 48). Do not execute the CRCK instruction in program.

### (4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 49).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 46 Switch to ceramic resonance/RC oscillation




Fig. 47 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 48 Ceramic resonator external circuit




Fig. 49 External RC oscillation circuit

### (5) External clock

When the external clock signal is used as the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. (Figure 50). Do not execute the CRCK instruction.

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down mode (POF and POF2 instructions) cannot be used when using the external clock.

### (6) Sub-clock generating circuit f(XCIN)

Sub-clock signal f(XCIN) is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit and a quartz-crystal oscillator to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 51). XCIN pin and XCOUT pin are also used as ports D6 and D7, respectively. The sub-clock oscillation circuit is invalid and the function of ports D6 and D7 are valid by setting bit 2 of register RG to "1". When sub-clock, ports D6 and D7 are not used, connect XCIN/D6 to

When sub-clock, ports D6 and D7 are not used, connect XCIN/D6 to Vss and leave XCOUT/D7 open.

### (7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

#### (8) Clock control register RG

Register RG controls the start/stop of each oscillation circuit. Set the contents of this register through register A with the TRGA instruction.




Fig. 50 External clock input circuit




Fig. 51 External quartz-crystal circuit

### **ROM ORDERING METHOD**

- 1.Mask ROM Order Confirmation Form\*
- 2.Mark Specification Form\*
- 3.Data to be written to ROM...one floppy disk.
- \* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

**Table 18 Clock control registers** 

	Clock control register MR		at	reset : 11002	at power down : state retained	R/W TAMR/ TMRA
		MRз	MR2		Operation mode	
MR3	MR3 Operation mode selection bits MR2	0	0	Through mode		
		0	1	Frequency divided b	y 2 mode	
MR <sub>2</sub>		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
		MR1	MR <sub>0</sub>		System clock	
MR3		0	0	f(RING)		
	System clock selection bits (Note 2)	0	1	f(XIN)		
MR <sub>2</sub>		1	0	f(XCIN)		
111112			1	Not available (Note	3)	

	Clock control register RG		t reset : 0002	at power down : state retained	W TRGA
RG <sub>2</sub>	RG2 Sub-clock (f(XCIN)) control bit (Note 4)		Sub-clock (f(XCIN))	oscillation available, ports D6 and D	7 not selected
1.02			Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected		
	Main-clock (f(XIN)) control bit (Note 4)	0	Main clock (f(XIN)) oscillation available		
RG1	Walli-clock (I(XIIV)) control bit (Note 4)	1	Main clock (f(XIN))	oscillation stop	
	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation available		
RG <sub>0</sub>	(Note 4)	1	On-chip oscillator (f(RING)) oscillation stop		

- 2: The stopped clock cannot be selected for system clock.
- 3: "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.
- 4: The oscillation circuit selected for system clock cannot be stopped.



#### LIST OF PRECAUTIONS

#### ① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up:

- connect a bypass capacitor (approx. 0.1  $\mu$ F) between pins VDD and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k $\Omega$  (connect this resistor to CNVss/ VPP pin as close as possible).

### ② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

### ③ Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

#### Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

#### ⑤ Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

#### ® Timer count source

Stop timer 1, 2 and LC counting to change its count source.

#### ②Reading the count value

Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

### ® Writing to the timer

Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.

#### Writing to reload register R1, R2H

When writing data to reload register R1, reload register R2H while timer 1 or timer 2 is operating, avoid a timing when timer 1 or timer 2 underflows.

### ®Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R2H.

### ① Timer 3

Stop timer 3 counting to change its count source.

### Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

### <sup>®</sup>Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down state, and stop the watchdog timer function.
- When the watchdog timer function and power down function are used at the same time, execute the WRST instruction before system enters into the power down state and initialize the flag WDF1.

#### **Multifunction**

 Be careful that the output of port D5 can be used even when INT pin is selected.

The threshold value is different between port D5 and INT. Accordingly, be careful when the input of both is used.

• Be careful that the "H" output of port C can be used even when output of CNTR pin are selected.

### ® Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.



### <sup>10</sup> D5/INT pin

- Note [1] on bit 3 of register I1

  When the input of the INT pin is controlled with the bit.
  - When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 52<sup>(1)</sup>) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 52@). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 52@).




Fig. 52 External 0 interrupt program example-1

- Note [2] on bit 3 of register I1
  - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 53①).

```
LA 0 ; (00××2)
TI1A ; Input of INT disabled.......

DI
EPOF
POF2 ; RAM back-up

X: these bits are not used here.
```

Fig. 53 External 0 interrupt program example-2

#### Note on bit 2 of register I1

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 54<sup>(1)</sup>) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 54©). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 54®).




Fig. 54 External 0 interrupt program example-3

### POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

#### ® Power-on reset

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100  $\mu s$  or less.

If the rising time exceeds 100  $\mu$ s, connect a capacitor between the  $\overline{RESET}$  pin and Vss at the shortest distance, and input "L" level to  $\overline{RESET}$  pin until the value of supply voltage reaches the minimum operating voltage.

#### Voltage drop detection circuit (only in H version)

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 55);

supply voltage does not fall below to VRST, and its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.




Fig. 55 VDD and VRST

### © Clock control

Execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). The oscillation circuit by the CRCK instruction can be selected only once.

#### ①On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

### @External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the power down mode (POF and POF2 instructions) cannot be used.

### © Difference between Mask ROM version and One Time PROM version

Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, builtin ROM, and a layout pattern.

- a characteristic value
- a margin of operation
- the amount of noise-proof
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.

### Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



### **CONTROL REGISTERS**

	Interrupt control register V1		reset : 00002	at power down : 00002	R/W TAV1/TV1A
\/10	Timor 2 interrupt anable bit	0	Interrupt disabled	(SNZT2 instruction is valid)	
V 13	V13 Timer 2 interrupt enable bit		Interrupt enabled (	SNZT2 instruction is invalid)	
V12	V/4 a Timer 4 interrupt enable hit		Interrupt disabled (SNZT1 instruction is valid)		
V 12	Timer 1 interrupt enable bit	1	Interrupt enabled (	SNZT1 instruction is invalid)	
V11	Not used	0	This bit has as for	ation but need/write is enabled	
V 11	Not used	1	This bit has no fun	ction, but read/write is enabled.	
\/10	External 0 interrupt anable hit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V 10	V10 External 0 interrupt enable bit		Interrupt enabled (	SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at power down : 00002	R/W TAV2/TV2A	
V23	V23 Not used		This bit has no function, but read/write is enabled.			
V Z 3	Not used	1	1 THIS DIL HAS THE TURNELIOH, DULT TEACH WITTE IS ETTABLED.			
1/20	V22 Not used		This bit has no function, but read/write is enabled.			
V22	Not used	1	This bit has no function, but read/white is enabled.			
\/0.	Not used	0	This hit has no fun	ction, but read/write is enabled.		
V21	V21 Not used		This bit has no full	ction, but read/write is enabled.		
\/Oo	Timor 2 interrupt anable hit	0	Interrupt disabled (	(SNZT3 instruction is valid)		
V20	V20 Timer 3 interrupt enable bit		Interrupt enabled (	SNZT3 instruction is invalid)		

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
l13	INT pin input control bit (Note 2)	0	INT pin input disab	pled	
113	INT pin input control bit (Note 2)	1	INT pin input enab	led	
	Interrupt valid waveform for INT pin/	0	Falling waveform/" instruction)	L" level ("L" level is recognized with	the SNZI0
l12	return level selection bit (Note 3)	1	,	H" level ("H" level is recognized with	the SNZI0
I1 <sub>1</sub>	INT pin edge detection circuit control bit	0	One-sided edge de	etected	
	in pin eage detection circuit control bit	1	Both edges detected		
I10	INT pin Timer 1 count start synchronous	0 Timer 1 count star		t synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start	t synchronous circuit selected	·

	Clock control register MR at re		reset : 11002	at power down : state retained	R/W TAMR/ TMRA	
		MRз	MR2		Operation mode	
MR3	MR3 Operation mode selection bits	0	0	Through mode		
		0	1	Frequency divided b	oy 2 mode	
MR <sub>2</sub>		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided b	oy 8 mode	
		MR1	MR <sub>0</sub>		System clock	
MR3		0	0	f(RING)		
	System clock selection bits (Note 3)	0	1	f(XIN)		
MR <sub>2</sub>		1	0	f(XCIN)		
			1	Not available (Note	4)	

- 2: When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.
- 3: The stopped clock cannot be selected for system clock.
  4: "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.



Clock control register RG		at	t reset : 0002	at power down : state retained	W TRGA
RG2 Sub-clock (f(Xcin)) control bit (Note 2)		0	Sub-clock (f(XCIN))	oscillation available, ports D6 and D	07 not selected
1 1102	Sub-clock (I(ACIIV)) control bit (Note 2)	1	Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected		
	Main-clock (f(XIN)) control bit (Note 2)	0	Main clock (f(XIN))	oscillation available	
RG1	Walli-clock (I(XIN)) control bit (Note 2)	1	Main clock (f(XIN))	oscillation stop	
	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation available		
RG <sub>0</sub>	(Note 2)	1	On-chip oscillator (f	(RING)) oscillation stop	

Timer control register PA			at reset : 02	at power down : 02	W TPAA
PA <sub>0</sub>	Prescaler control bit	0	Stop (state initialize	ed)	
PA0		1	Operating		

	Timer control register W1		at reset : 00002		at power down : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	(	С	Timer 1 count auto-stop circuit not selected		
VV13	bit (Note 3)	1		Timer 1 count auto-	-stop circuit selected	
W12	W12 - 4 113		0	Stop (state retained)		
VV 12	W12 Timer 1 control bit		1	Operating		
		W11	W10	10 Count source		
W11		0	0	PWM signal (PWMOUT)		
	Timer 1 count source selection bits	0	1	Prescaler output (C	PRCLK)	
W10	(Note 4)	1	0	Timer 3 underflow s	signal (T3UDF)	
		1	1	CNTR input		

Timer control register W2		at reset : 00002		at power down : 00002	R/W TAW2/TW2A		
W23	W23 CNTR pin output control bit		CNTR pin output invalid				
***25	W23 GWTK pin output control bit	1	CNTR pin output v	alid			
\\/22	W22 PWM signal interrupt valid waveform/ return level selection bit	0	PWM signal "H" interval expansion function invalid				
V V Z Z		1	PWM signal "H" interval expansion function valid				
W21	Timer 2 control bit	0	Stop (state retaine	d)			
VVZI	Timer 2 control bit	1	Operating				
W20	Times O count common coloration bit	0	XIN input				
VV20	Timer 2 count soruce selection bit	1	Prescaler output (ORCLK)/2 signal output				

Timer control register W3			at reset : 00002		at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	0		XCIN input		
1105	bit	1		Prescaler output (C	DRCLK)	
W32	W32 Timer 3 control bit	(	)	Stop (Initial state)		
VV32	Timer 3 control bit	•	1	Operating		
1440		W31	W30		Count source	
W31	Times 2 second second selection bits	0	0	Underflow occurs e	every 8192 counts	
	Timer 3 count source selection bits	0	1	Underflow occurs every 16384 counts		
W30	W30	1	0	Underflow occurs e	every 32768 counts	
		1	1	Underflow occurs e	every 65536 counts	

- 2: The oscillation circuit selected for system clock cannot be stopped.
- 3: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1"). 4: Port C output is invalid when CNTR input is selected for the timer 1 count source.



Timer control register W4		at reset : 00002		at power down : state retained	R/W TAW4/TW4A	
W43	Timer LC control bit	0	Stop (state retaine	d)		
VV43	W43 Timer LC Control bit	1	Operating	Operating		
\\//a	W42 Timer LC count source selection bit	0	Bit 4 (T34) of timer 3			
VV42		1	System clock (STCK)			
W41	CNTR output auto-control circuit	0	CNTR output auto-	control circuit not selected		
V V <del>-1</del> 1	selection bit	1	CNTR output auto-	control circuit selected		
W40	WAO	0	Falling edge			
CNTR pin input co	CNTR pin input count edge selection bit	1 Rising edge				

	LCD control register L1		at	reset : 00002	at power dow	vn : state retained	R/W TAL1/TL1A
L13	Internal dividing resistor for LCD power		)	2r X 3, 2r X 2			
LIS	supply selection bit (Note 2)	1	l	r X 3, r X 2			
L12		(	)	Stop			
L12	LCD control bit	1	I	Operating			
		L11	L10	Duty		Bias	i
L11		0	0		Not av	ailable	
	LCD duty and bias selection bits	0	1	1/2		1/2	
L10		1	0	1/3		1/3	
			1	1/4		1/3	

	LCD control register L2	at	reset : 00002	at power down : state retained	W TL2A	
L23	On CECOA/( on his function quite hit (Nets 2)		SEG <sub>0</sub>			
LZ3	L23 SEGo/VLc3 pin function switch bit (Note 3)	1	VLC3			
1.20	L22 SEG1/VLC2 pin function switch bit (Note 4)	0	0 SEG1			
LZ2		1	VLC2			
1.04	SECONULA nin function quitab bit (Note 4)	0	SEG2			
L21	SEG2/VLC1 pin function switch bit (Note 4)	1	VLC1			
1.20	Internal dividing resistor for LCD power	0 Internal dividing resistor valid				
L20	supply control bit	1	Internal dividing res	sistor invalid		

LCD control register L3		at reset : 11112		at power down : state retained	W TL3A
1.20	L33 P23/SEG20 pin function switch bit	0	SEG20		
LOS		1	P23		
L32	L32 P22/SEG19 pin function switch bit	0	SEG19		
L32	F22/3EG19 piii function switch bit	1	P22		
L31	P21/SEG18 pin function switch bit	0	SEG18		
L31	P21/SEG18 pin function switch bit	1	P21		
L30	P20/SEG17 pin function switch bit	0	SEG17		
L30	P20/3EG1/ pin function switch bit	1	P20		

- 2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias. 3: VLc3 is connected to VDD internally when SEG0 pin is selected.
- 4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.



LCD control register C1		at reset : 11112		at power down : state retained	W TC1A
C12	C13 P03/SEG24 pin function switch bit	0	SEG24		
CIS		1	P03		
C12	C12 P02/SEG23 pin function switch bit	0	SEG23		
C12	F02/3EG23 piii function switch bit	1	P02		
C11	P01/SEG22 pin function switch bit	0	SEG22		
CIT	P01/3EG22 pill fullction switch bit	1	P01		
C10	D00/SEG24 pin function switch hit	0	SEG21		
	P00/SEG21 pin function switch bit	1	P00		

	LCD control register C2	at	reset : 11112	at power down : state retained	W TC2A
C23	C23 P13/SEG28 pin function switch bit		SEG28		
023	623 1 13/3E 628 piii Turiciion Switch bit	1	P13		
C22	C22 P12/SEG27 pin function switch bit	0	SEG27		
C22	F 12/3EG2/ pill fullction switch bit	1	P12		
C21	P11/SEG26 pin function switch bit	0	SEG26		
C21	P 17/3EG26 pill function Switch bit	1	P11		
C20	P10/SEG25 pin function switch bit	0	SEG25		
C20 P10/3	F 10/3EG25 pill fullction switch bit	1	P10		

Pull-up control register PU0		at reset : 00002		at power down : state retained TAP	U0/
PU03	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
PU03	control bit	1	Pull-up transistor O	N	
DUO	Port P02 pull-up transistor	0 Pull-up transistor OFF		FF	
PU02	control bit	1	Pull-up transistor O	N	
DUO.	Port P01 pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1	Pull-up transistor O	N	
DUO	Port P00 pull-up transistor	0	Pull-up transistor O	FF	
PU00	control bit	1	Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at power down : state retained	R/W TAPU1/ TPU1A	
DUIA	Port P13 pull-up transistor	0	Pull-up transistor O	FF		
PU13	control bit	1	1 Pull-up transistor ON			
DUIA	Port P12 pull-up transistor	0 Pull-up transistor OFF				
PU12	control bit	1	Pull-up transistor O	N		
DI IA	Port P11 pull-up transistor	0	Pull-up transistor O	FF		
PU11	control bit	1	Pull-up transistor ON			
DUIA	Port P10 pull-up transistor	0 Pull-up transistor OFF				
PU10	control bit	1 Pull-up transistor ON				

Note: "W" represents write enabled.



Port output structure control register FR0		at reset : 00002		at power down : state retained	W TFR0A
FR03	Ports P12, P13 output structure selection	0	N-channel open-dra	ain output	
FRU3	bit	1 CMOS output			
FR02	Ports P10, P11 output structure selection	0 N-channel open-dra		ain output	
FRU2	bit	1	CMOS output		
ED04	Ports P02, P03 output structure selection	0	N-channel open-dra	drain output	
FRU1	FR01 bit 1 (		CMOS output		
FR00	Ports P00, P01 output structure selection	0 N-channel open-drain output		ain output	
FRU0	bit	1 CMOS output			

Port output structure control register FR1		at	reset: 00002	at power down : state retained	W TFR1A	
ED40	Part Do output atrusture coloction hit	0	N-channel open-dra	ain output		
FR13	Port D3 output structure selection bit	1	CMOS output			
ED4e			N-channel open-drain output			
FR12	Port D2 output structure selection bit	1	CMOS output			
ED4.	Dant Dr. autout atmost up agle ation hit	0	N-channel open-drain output			
FK11	FR11 Port D1 output structure selection bit		CMOS output			
ED4°	FD4		N-channel open-dra	ain output		
FR10 Port Do output structure selection bit		1	CMOS output			

Port output structure control register FR2		at reset : 00002		at power down : state retained	W TFR2A	
FR23	Porto D2s D2s output structure colection bit	0	N-channel open-dra	ain output		
FR23	Ports P22, P23 output structure selection bit	1	CMOS output			
FR22	FD0		N-channel open-drain output			
FR22	Ports P20, P21 output structure selection bit	1	CMOS output			
ED24	Don't De control de tronctions de la chiera de la	0	N-channel open-dra	N-channel open-drain output		
FR21	FR21 Port D5 output structure selection bit		CMOS output			
ED20	Part D4 autout atmedure calcution hit	0	N-channel open-dra	ain output		
FR20	FR20 Port D4 output structure selection bit		CMOS output			

Note: "W" represents write enabled.



	Key-on wakeup control register K0		reset : 00002	at power down : state retained	R/W TAK0/ TK0A	
K03	Port P12, P13 key-on wakeup	0	Key-on wakeup not	used		
KU3	control bit	1 Key-on wakeup used				
I/Os	Port P10, P11 key-on wakeup	0 Key-on wakeup not used				
K02	control bit	1	Key-on wakeup use	ed		
I/O.	Port P02, P03 key-on wakeup	0	Key-on wakeup not	used		
K01	control bit	1	Key-on wakeup used			
K00	Port P00, P01 key-on wakeup	0 Key-on wakeup not used				
NU0	control bit	1 Key-on wakeup used				

	Key-on wakeup control register K1		reset : 00002	at power down : state retained	R/W TAK1/ TK1A
V10	Banta B4a B4a natana and B6a and a dan b9	0	Returned by edge		
K13	K13 Ports P12, P13 return condition selection bit		Returned by level		
1/40	Ports P12, P13 valid waveform/level	0 Falling waveform/"L" level			
K12	selection bit	1	Rising waveform/"H	ł" level	
174 .		0	Returned by edge		
K11	Ports P10, P11 return condition selection bit	1 Returned by level			
V10	Ports P10, P11 valid waveform/level	0 Falling waveform/"L" level			
K10	selection bit	1 Rising waveform/"H" level			

Key-on wakeup control register K2		at reset : 00002		at power down : state retained	R/W TAK2/ TK2A		
K23	Not used	0	This hit has no fund	This bit has no function, but read/write is enabled.			
N23	Not used	1	This bit has no function, but read/write is enabled.				
K22	I/Os Nativas d		This bit has no function, but read/write is enabled.				
NZ2	Not used	1	This bit has no function, but read/write is enabled.				
I/O4	INIT nin voture condition coloration hit	0	Returned by level				
NZ1	K21 INT pin return condition selection bit		Returned by edge				
K20	INT pin key-on wakeup control bit	0	Key-on wakeup invalid				
N20	in i pin key-on wakeup control bit	1	Key-on wakeup valid				



#### **INSTRUCTIONS**

The 4553 Group has the 124 (123) instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

### **SYMBOL**

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
Α	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	Т3	Timer 3
V1	Interrupt control register V1 (4 bits)	TLC	Timer LC
V2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
<b>I</b> 1	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
MR	Clock control register MR (4 bits)	T3F	Timer 3 interrupt request flag
RG	Clock control register RG (3 bits)	WDF1	Watchdog timer flag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
W1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
W2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
W3	Timer control register W3 (4 bits)	P	Power down flag
W4	Timer control register W4 (4 bits)	'	1 ower down hag
L1	LCD control register L1 (4 bits)	D	Port D (8 bits)
L2	LCD control register L2 (4 bits)	P0	Port P0 (4 bits)
L3	LCD control register L2 (4 bits)	P1	Port P1 (4 bits)
C1	, ,	P2	, ,
C2	LCD control register C1 (4 bits)	C	Port P2 (4 bits)
	LCD control register C2 (4 bits)		Port C (1 bit)
PU0	Pull-up control register PU0 (4 bits)	l	Hayada simal yariahla
PU1	Pull-up control register PU1 (4 bits)	X	Hexadecimal variable
FR0	Port output format control register FR0 (4 bits)	У	Hexadecimal variable
FR1	Port output format control register FR1 (4 bits)	Z	Hexadecimal variable
FR2	Port output format control register FR2 (4 bits)	Р	Hexadecimal variable
K0	Key-on wakeup control register K0 (4 bits)	n	Hexadecimal constant
K1	Key-on wakeup control register K1 (4 bits)		Hexadecimal constant
K2	Key-on wakeup control register K2 (4 bits)	j.	Hexadecimal constant
X	Register X (4 bits)	A3A2A1A0	Binary notation of hexadecimal variable A
Υ	Register Y (4 bits)		(same for others)
Z	Register Z (2 bits)		
DP	Data pointer (10 bits)	$\leftarrow$	Direction of data movement
	(It consists of registers X, Y, and Z)	$\leftrightarrow$	Data exchange between a register and memory
PC	Program counter (14 bits)	?	Decision of state shown before "?"
РСн	High-order 7 bits of program counter	( )	Contents of registers and memories
PCL	Low-order 7 bits of program counter	<b> </b> -	Negate, Flag unchanged after executing instruction
SK	Stack register (14 bits X 8)	M(DP)	RAM address pointed by the data pointer
SP	Stack pointer (3 bits)	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
CY	Carry flag	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0
UPTF	High-order bit reference enable flag		in page p5 p4 p3 p2 p1 p0
RPS	Prescaler reload register (8 bits)	C +	Hex. C + Hex. number x
R1	Timer 1 reload register (8 bits)	+ X	
R3	Timer 3 reload register (8 bits)		
R2L	Timer 2 reload register (8 bits)		
R2H	Timer 2 reload register (8 bits)		
RLC	Timer LC reload register (4 bits)		
REG	Time: Le relead register (4 bits)		
			Instruction The 4553 Group just invalidates the next ins

Note: Some instructions of the 4553 Group has the skip function to unexecute the next described instruction. The 4553 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



# INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TAB	(A) ← (B)	88, 104		XAMI j	$(A) \leftarrow \rightarrow (M(DP))$	103, 104
	ТВА	(B) ← (A)	95, 104	ısfeı		$(X) \leftarrow (X)EXOR(j)$	
	IDA	(b) ← (A)	95, 104	r trar		$ \begin{aligned} j &= 0 \text{ to } 15 \\ (Y) &\leftarrow (Y) + 1 \end{aligned} $	
	TAY	$(A) \leftarrow (Y)$	94, 104	RAM to register transfer			
	T) (A	(4)	400 404	o reç	TMA j	(M(DP)) ← (A)	99, 104
	TYA	$(Y) \leftarrow (A)$	102, 104	AM to		$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	
	TEAB	(E7–E4) ← (B)	96, 104	≥		] = 0 10 13	
sfer		(E3–E0) ← (A)			LA n	(A) ← n	78, 106
trans	TABE	(B) ← (E7–E4)	89, 104			n = 0 to 15	
ster	IABL	$(A) \leftarrow (E_3 - E_0)$	00, 101		TABP p	(SP) ← (SP) + 1	89, 106
Register to register transfer						(SK(SP)) ← (PC) (PCH) ← p (Note)	
er to	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	96, 104			$(PCL) \leftarrow (DR2-DR0, A3-A0)$	
gist	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$	90, 104			at (UPTF) = 0 (B) $\leftarrow$ (ROM(PC))7-4	
Ϋ́		(A3) ← 0				(A) ← (ROM(PC))3–0 at (UPTF) = 1	
	T . 7	(0, 0, 0, 0, 0, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7,	95, 104			$(DR2) \leftarrow (0)$ $(DR1, DR0) \leftarrow (ROM(PC))9, 8$	
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	93, 104			(B) ← (ROM(PC))7–4	
		(10,7,12)				$   (A) \leftarrow (ROM(PC))3-0 $ $   (PC) \leftarrow (SK(SP)) $	
	TAX	$(A) \leftarrow (X)$	94, 104			(SP) ← (SP) – 1	
	TASP	(A2−A0) ← (SP2−SP0)	92, 104		АМ	$(A) \leftarrow (A) + (M(DP))$	73, 106
		(A3) ← 0			4440	(A) ( (A) + (M(DD)) + (CV)	70.400
		00 2.45	78, 104	Arithmetic operation	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	73, 106
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$	70, 104	oper			
ses				etic	A n	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$	73, 106
dres	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	79, 104	ithm		n = 0 to 15	
RAM addresses	INY	$(Y) \leftarrow (Y) + 1$	78, 104	Ā	AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$	73, 106
RAI		(1) ← (1) 1 1 				(A) (A) OD (M(DD))	
	DEY	$(Y) \leftarrow (Y) - 1$	76, 104		OR	$(A) \leftarrow (A) OR (M(DP))$	80, 106
	TAM j	$(A) \leftarrow (M(DP))$	91, 104		sc	(CY) ← 1	83, 106
	I AIVI J	$(X) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$					
<u>-</u>		j = 0 to 15			RC	(CY) ← 0	81, 106
ansfe	VARA:	(A) (M/DD))	103, 104		SZC	(CY) = 0 ?	87, 106
er tra	XAM j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$	125, 121			_	
əgist		j = 0 to 15			СМА	$(A) \leftarrow (\overline{A})$	75, 106
to re		(4)	103, 104		RAR	$\rightarrow$ CY $\rightarrow$ A3A2A1A0 $\rightarrow$	81, 106
RAM to register transfer	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$			_		1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
_		j = 0 to 15					
		$(Y) \leftarrow (Y) - 1$					

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



**INDEX LIST OF INSTRUCTION FUNCTION (continued)** 

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	SB j	$(Mj(DP)) \leftarrow 1$ j = 0  to  3	83, 106		DI	(INTE) ← 0	76, 110
Bit operation	RB j	$(Mj(DP)) \leftarrow 0$	81, 106		EI	(INTE) ← 1	77, 110
Bit ope	SZB j	j = 0  to  3 (Mj(DP)) = 0 ?	87, 106		SNZ0	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) $\leftarrow$ 0 V10 = 1: NOP	84, 110
		j = 0 to 3		uo	SNZI0	I12 = 1 : (INT) = "H" ?	85, 110
arison tion	SEAM	(A) = (M(DP))?	84, 106	perati		l12 = 0 : (INT) = "L" ?	
Comparison operation	SEA n	(A) = n ? n = 0 to 15	84, 106	Interrupt operation	TAV1	(A) ← (V1)	93, 110
	Ва	(PCL) ← a6–a0	74, 108	Infe	TV1A	(V1) ← (A)	101, 110
ation	BL p, a	(PCH) ← p	74, 108		TAV2	(A) ← (V2)	93, 110
Branch operation	DE p, a	(PCL) ← a6–a0	74, 100		TV2A	(V2) ← (A)	101, 110
Branc	BLA p	(PCH) ← p (PCL) ← (DR2–DR0, A3–A0)	74, 108		TAI1	$(A) \leftarrow (I1)$	90, 110
	ВМа	(SP) ← (SP) + 1	74, 108		TI1A	$(I1) \leftarrow (A)$	97, 110
	ый а	$(SF) \leftarrow (SF) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$	74, 100		TPAA	(PA) ← (A)	99, 112
c		(PCL) ← a6–a0			TAW1	(A) ← (W1)	93, 112
Subroutine operation	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	75, 108		TW1A	(W1) ← (A)	101, 112
outine c		(PCH) ← p (PCL) ← a6–a0			TAW2	(A) ← (W2)	93, 112
Subro	BMLA p	(SP) ← (SP) + 1	75, 108		TW2A	(W2) ← (A)	102, 112
	'	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$		uo	TAW3	(A) ← (W3)	94, 112
		$(PCL) \leftarrow (DR2-DR0, A3-A0)$		perati	TW3A	(W3) ← (A)	102, 112
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	82, 108	Timer operation	TAW4	(A) ← (W4)	94, 112
	RT	(PC) ← (SK(SP))	82, 108		TW4A	(W4) ← (A)	102, 112
ion		$(SP) \leftarrow (SP) - 1$	32, 100		TABPS	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)	90, 112
Return operation	RTS	$ (PC) \leftarrow (SK(SP)) $ $ (SP) \leftarrow (SP) - 1 $	82, 108		TPSAB	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$	100, 112

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page		Group- ing	Mnemonic	Function	Page
	TAB1	(B) ← (T17–T14)	89, 112			CLD	(D) ← 1	75, 114
		(A) ← (T13–T10)				RD	(D(Y)) ← 0	82, 114
	T1AB	   (R17–R14) ← (B)	87, 112			IND	(Y) = 0  to  7	02, 114
		(T17–T14) ← (B)						
		(R13–R10) ← (A)				SD	(D(Y)) ← 1	84, 114
		(T13–T10) ← (A)					(Y) = 0  to  7	
	TAB2	(B) ← (T27–T24)	89, 112			SZD	D(Y)) = 0 ?	87, 114
		(A) ← (T23–T20)					(Y) = 0  to  7	
	T2AB	   (R27–R24) ← (B)	88, 112			RCP	(C) ← 0	81, 114
		(T27–T24) ← (B)						,
		(R23–R20) ← (A)				SCP	(C) ← 1	83, 114
		(T23–T20) ← (A)				TAPU0	(A) ← (PU0)	92, 114
	Т2НАВ	(R2H7−R2H4) ← (B)	88, 112				( ) ( ) ( )	02,
tion		(R2H3–R2H0) ← (A)			Input/Output operation	TPU0A	(PU0) ← (A)	100, 114
pera	TR1AB	(R17–R14) ← (B)	100, 112		oper	TAPU1	(A) ← (PU1)	92, 114
Timer operation		(R13–R10) ← (A)			ıtbut		(2)	
įΞ	T2R2L	(T27–T24) ← (R2L7–R2L4)	88, 112		nt/Ou	TPU1A	(PU1) ← (A)	100, 114
		$(T23-T20) \leftarrow (R2L3-R2L0)$	30,		ldul	TAK0	(A) ← (K0)	90, 114
	TLCA	(1.6) ( (A)	00 442			TK0A	(KO) ( (A)	07 444
	TLCA	(LC) ← (A) (RLC) ← (A)	99, 112			INUA	(K0) ← (A)	97, 114
						TAK1	(A) ← (K1)	91, 114
	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) $\leftarrow$ 0	85, 112			TK1A	(K1) ← (A)	97, 114
		V12 = 1: NOP				IKIA	((C1) ← (A)	97, 114
						TAK2	(A) ← (K2)	91, 114
	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0	85, 112			TK2A	(K2) ← (A)	98, 114
		V13 = 1: NOP				INZA	(NZ) (N)	90, 114
						TFR0A	(FR0) ← (A)	96, 114
	SNZT3	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0	86, 112			TFR1A	(FR1) ← (A)	96, 114
		V20 = 1: NOP				IIIKIA	$((K)) \leftarrow (A)$	90, 114
						TFR2A	(FR2) ← (A)	97, 114
	IAP0	(A) ← (P0)	77, 114	-		CRCK	RC oscillator selected	76, 116
on	OP0A	(P0) ← (A)	79, 114				commutor conociou	70, 110
erati					۵	TAMR	(A) ← (MR)	92, 116
Input/Output operation	IAP1	(A) ← (P1)	77, 114		Clock operation	TMRA	$(MR) \leftarrow (A)$	99, 116
Jutpu	OP1A	(P1) ← (A)	79, 114		obe			33, 110
out/C					Slock	TRGA	(RG) ← (A)	101, 116
<u>r</u>	IAP2	(A) ← (P2)	78, 114		J			
	OP2A	(P2) ← (A)	80, 114					

# **INDEX LIST OF INSTRUCTION FUNCTION (continued)**

	<u> LIST U</u>	F INSTRUCTION FUNCT	
Group- ing	Mnemonic	Function	Page
	TAL1	(A) ← (L1)	91, 116
	TL1A	(L1) ← (A)	98, 116
eration	TL2A	$(L2) \leftarrow (A)$	98, 116
LCD operation	TL3A	(L3) ← (A)	98, 116
	TC1A	(C1) ← (A)	95, 116
	TC2A	(C2) ← (A)	95, 116
	NOP	(PC) ← (PC) + 1	79, 116
	POF	Transition to clock operating mode	80, 116
	POF2	Transition to RAM back-up mode	80, 116
	EPOF	POF, POF2 instructions valid	77, 116
uo	SNZP	(P) = 1 ?	85, 116
Other operation	DWDT	Stop of watchdog timer function enabled	76, 116
Othe	SRST	System reset	86,116
	WRST	(WDF1) = 1? After skipping, $(WDF1) \leftarrow 0$	103, 116
	RUPT	(UPTF) ← 0	83, 116
	SUPT	(UPTF) ← 1	86, 116
	SVDE (Note)	At power down mode, voltage drop detection circuit valid	86, 116

Note: The SVDE instruction can be used only for the H version.



#### MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n	and ac	cum	ulator	)												
Instruction	D9		,	<i>'</i>			Do						Number of	Number of	Flag CY	Skip condition
code	0 0	0	1 1	0	n r	n	n	$\Big]_{2}$	0	6	n	6	words	cycles		
			l					J2 L				U	1	1	_	Overflow = 0
Operation:	(A) ← (A	A) + r	<u> </u>										Grouping:	Arithmetic	operation	
	n = 0 to														-	the immediate field to
													·	register A, The content Skips the overflow a	and stores s of carry fla next instru s the resul	a result in register A. g CY remains unchanged. ction when there is no t of operation. struction when there is
																of operation.
AM (Add a	ccumula	ator a	and M	lemo	ry)								•			
Instruction code	D9 0	0	0 0	0	1 (	1	D <sub>0</sub>	1 [	0	0	A		Number of words	Number of cycles	Flag CY	Skip condition
		1 - 1		1				]2 L			1	6	1	1	_	_
Operation:	(A) ← (A	A) + (	M(DP)	)									Grouping:	Arithmetic	operation	
													Description	Stores the	result in re	f M(DP) to register A. egister A. The contents ins unchanged.
AMC (Add	accumu	ulato	r, Mer	nory	and (	Carry	/)								_	
Instruction code	D9 0	0	0 0	0	1 (	1	D0	1 [	0	0	В		Number of words	Number of cycles	Flag CY	Skip condition
								J2 L			1	6	1	1	0/1	-
Operation:	$(A) \leftarrow (A)$			+ (C	Y)								Grouping:	Arithmetic	operation	
	(CY) ←	· Carr	У										Description		ster A. Sto	M(DP) and carry flag res the result in regis- Y.
AND (logic	al AND	betv	veen a	accu	mulat	or ar	nd m	nem	ory	<u>')</u>						
Instruction code	D9 0	0	0 0	1	1 (	0 0	D <sub>0</sub>	1 [	0	1	8 ,		Number of words	Number of cycles	Flag CY	Skip condition
		-	- 1	1				J2 L			1	6	1	1	_	_
Operation:	(A) ← (	(A) AN	)M) (M(I	OP))									Grouping: Description	tents of i	AND oper register A	ation between the con- and the contents of e result in register A.

B a (Branc	h to address a)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0   1   1   40   43   44   43   42   41   40   2   1   +4   4   16	1	1	_	-
Operation:	(PCL) ← a6 to a0	Grouping: Description Note:	a in the ide	hin a page entical pag e branch a	ddress within the page
<b>BL p, a</b> (Bi	anch Long to address a in page p)				
Instruction code	D9 D0 0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p p 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 ps es	2	2	-	
	1 0 ps do ds d4 d3 d2 d1 d0 2 Z +a d 16	Grouping:	Branch ope	eration	
Operation:	$(PCH) \leftarrow p$ $(PCL) \leftarrow ae to ao$	Description Note:	a in page p	).	: Branches to address 553M4/M4H and p is 0
BLA p (Bra	anch Long to address (D) + (A) in page p)  Do Do	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0	words 2	cycles 2	_	-
Operation:	(PCH) ← p (PCL) ← (DR2–DR0, A3–A0)	Grouping: Description Note:	(DR2 DR1 registers D p is 0 to 3	of a page DRo A3 A and A in p for M345	: Branches to address 2 A1 A0)2 specified by page p. 553M4/M4H and p is 0 M8H/G8/G8H.
BM a (Bran	nch and Mark to address a in page 2)				
Instruction code	D9 D0 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$	Grouping: Description Note:	subroutine Subroutine other page instruction Be careful	ubroutine at addrese e extendire can also when it sta	in page 2 : Calls the sain page 2.  In page 2.  In page 2 to an be called with the BN parts on page 2.  In the stack because the routine nesting is 8.

BMI n a (	Branch and Mark Long to address a in page p)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2	2	-	-
BMLA p (B Instruction code Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Note:	address a p is 0 to 3 to 63 for M Be careful maximum I  Number of cycles 2  Subroutine : Call the su address (D	broutine : 4 in page p. 1 for M345 (34553M8/inot to over evel of sub Flag CY	Calls the subroutine at 53M4/M4H and p is 0 M8H/G8/G8H. the stack because the routine nesting is 8.  Skip condition
CLD (CLea	(PCL) ← (DR2–DR0, A3–A0)  ar port D)  D9  D0	Note:	p is 0 to 3 to 63 for M Be careful	1 for M345 34553M8/I not to over	53M4/M4H and p is 0 M8H/G8/G8H. the stack because the routine nesting is 8.
	0 0 0 0 0 1 0 0 1 1 1 1 1 16	1	1	_	-
Operation:	(D) ← 1	Grouping: Description	Input/Outp : Sets (1) to		n
	plement of Accumulator)	1		1	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
Code	0 0 0 0 0 1 1 1 1 0 0 2 0 1 0 16	1	1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping: Description	Arithmetic : Stores the A's conten	one's co	mplement for register er A.

CRCK (Clo	ock se	lect:	Ro	osc	llati	on (	Clo	cK)										
Instruction	D9	0 1		0 0	1	1	0	1	D0	)	2	9	В		ımber of words	Number of cycles	Flag CY	Skip condition
	_ '	0   1		0   0	'	'	10	1'	<u> </u>	_2	2	9	16		1	1	-	_
Operation:	RC o	scilla	tion	circui	t sele	ected	d								ouping: scription	Clock con: Selects the clock f(XIN	e RC osci	on Ilation circuit for main
DEY (DEci	remer	nt reg	gist	er Y)														
Instruction code	D9			0 0		0	1	1	D0	7	0	1	7 16	'	ımber of words	Number of cycles	Flag CY	Skip condition
										J2			16	'	1	1	_	(Y) = 15
Operation:	(Y) «	– (Y)	<b>–</b> 1											Gr	ouping:	RAM addı	esses	
														De	sscriptiol	As a resu tents of re is skipped	ılt of subtr gister Y is I. When the	e contents of register Y action, when the con- 15, the next instruction or contents of register Y struction is executed.
DI (Disable		rupt)												١.,			EL 01/	01: 1:::
Instruction code	D9	0 0	)	0 0	0	0	1	0	D <sub>0</sub>	2	0	0	4 16	'	umber of words 1	Number of cycles	Flag CY	Skip condition
	/INIT	-\												-	ouping:	lata an anta		
Operation:	(IIVI)	Ξ) ← (	S											De	scription	n: Clears (0) disables the Interrupt is	ne interrup s disabled	t enable flag INTE, and
DWDT (Dis	sable	Wato	hD	og T	ime	r)												
Instruction	D9				Τ.		1.	1.	D <sub>0</sub>	_		_			ımber of words	Number of cycles	Flag CY	Skip condition
code	1	0 1		0 0	1	1	1	0	0	2	2	9	C 16		1	1	_	_
Operation:	Stop	of wa	atch	dog tii	mer f	unct	ion (	enab	led						ouping: scriptior		watchdog struction	timer function by the after executing the

EI (Enable	Interrupt)				
Instruction code	D9 D0 0 0 0 0 0 1 0 1 0 5 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(INTE) ← 1	Grouping:	Interrupt co	ontrol oper	ation
.,	(	Description	: Sets (1) to enables the	interrupt e interrupt.	enable flag INTE, and
		Note:			by executing the EI in- ing 1 machine cycle.
<b>EPOF</b> (En	able POF instruction)				
Instruction code	D9 D0 0 0 1 0 1 1 0 1 1 0 5 B	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 1 1 0 1 1 2 0 3 1 16	1	1	_	-
Operation:	POF instruction, POF2 instruction valid	Grouping:	Other oper		
		Description		nstruction	e after POF instruction valid by executing the
IAPO (Inpu	ut Accumulator from part P0)				
	ut Accumulator from port P0)			- o.	
Instruction code	D9 D0 1 1 0 0 0 0 0 0 2 2 6 0 16	Number of words	Number of cycles	Flag CY	Skip condition
	10	1	1	_	_
Operation:	(A) ← (P0)	Grouping: Description	Input/Outp		on f port P0 to register A.
	ut Accumulator from port P1)				
Instruction code	D9 D0  1 0 0 1 1 0 0 0 0 1 2 2 6 1 16	Number of words	Number of cycles	Flag CY	Skip condition
	10	1	1	_	
Operation:	(A) ← (P1)	Grouping: Description	Input/Outp		on f port P1 to register A.

IAP2 (Inpu	t Accumulator from port P2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 0 2 2 6 2	words	cycles		
		1	1	_	_
Operation:	(A) ← (P2)	Grouping:	Input/Outp	ut operatio	n
•		Description			port P2 to register A.
INY (INcre	ment register Y)				
Instruction	D9 D0 D0 1 3	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	(Y) = 0
Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addre	esses	
			register Y skipped. W	is 0, the here	hen the contents of e next instruction is ontents of register Y is ction is executed.
	In in Accumulator)	Number of	Number of	Flog CV	Skin condition
LA n (Load Instruction code	D9 D0 0 7 n	Number of words	Number of cycles	Flag CY	Skip condition
Instruction	D9 D0			Flag CY	Skip condition  Continuous description
Instruction	D9 D0 0 7 n	words	cycles	_	Continuous
Instruction code	D9	words 1	cycles  1  Arithmetic : Loads the	- operation	Continuous
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles  1  Arithmetic Loads the register A.	operation value n in	Continuous description the immediate field to
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles  1  Arithmetic: Loads the register A. When the	operation value n in	Continuous description the immediate field to
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Arithmetic Loads the register A. When the coded and struction	operation value n in  LA instruct l executed is execu	Continuous description the immediate field to
Instruction code  Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles  1  Arithmetic : Loads the register A. When the coded and struction instruction	operation value n in  LA instruct l executed is execu	Continuous description  the immediate field to tions are continuously , only the first LA inted and other LA
Instruction code  Operation:	D9 D0 $(A) \leftarrow (A) $	words 1 Grouping:	cycles  1  Arithmetic : Loads the register A. When the coded and struction instruction	operation value n in  LA instruct l executed is execu	Continuous description  the immediate field to tions are continuously , only the first LA inted and other LA
Instruction code  Operation:  LXY x, y (Instruction	D9 D0 $O O O O O O O O O O O O O O O O O O O$	words 1 Grouping: Description	cycles  1  Arithmetic: Loads the register A. When the coded and struction instruction skipped.	operation value n in  LA instruct executed is executed ns coded	Continuous description  the immediate field to tions are continuously , only the first LA inted and other LA discontinuously are
Instruction code  Operation:  LXY x, y (Instruction	D9	words 1 Grouping: Description  Number of words	cycles  1  Arithmetic: Loads the register A. When the coded and struction instruction skipped.	operation value n in  LA instruct I executed is execu ns coded  Flag CY	Continuous description  the immediate field to cions are continuously, only the first LA inted and other LA discontinuously are  Skip condition  Continuous
Instruction code  Operation:  LXY x, y (Instruction code	D9 D0 $A = 0$ D0 D0 $A = 0$ D0 D0 $A = 0$ D0	words 1 Grouping: Description  Number of words 1	cycles  1  Arithmetic Loads the register A. When the coded and struction instruction skipped.  Number of cycles  1  RAM addrin: Loads the	operation value n in  LA instruct I executed is execu ns coded  Flag CY  esses value x in	Continuous description  the immediate field to tions are continuously, only the first LA inted and other LA continuously are  Skip condition  Continuous description
Instruction code  Operation:  LXY x, y (Instruction code	D9	words 1 Grouping: Description  Number of words 1 Grouping:	cycles  1  Arithmetic Loads the register A. When the coded and struction instruction skipped.  Number of cycles  1  RAM addr Loads the register X,	operation value n in  LA instruct I executed is execu ns coded  Flag CY  esses value x in and the va	Continuous description  the immediate field to tions are continuously, only the first LA inted and other LA continuously are  Skip condition  Continuous description  the immediate field to alue y in the immediate
Instruction code  Operation:  LXY x, y (Instruction code	D9	words 1 Grouping: Description  Number of words 1 Grouping:	cycles  1  Arithmetic Loads the register A. When the coded and struction instruction skipped.  Number of cycles  1  RAM addr Loads the register X, field to re	operation value n in  LA instruct I executed is execu ns coded  Flag CY  esses value x in and the value is executed and the value is executed gister Y. V	Continuous description  the immediate field to tions are continuously, only the first LA inted and other LA discontinuously are  Skip condition  Continuous description  the immediate field to alue y in the immediate When the LXY instruc
Instruction code  Operation:  LXY x, y (Instruction code	D9	words 1 Grouping: Description  Number of words 1 Grouping:	cycles  1  Arithmetic: Loads the register A. When the coded and struction instruction skipped.  Number of cycles  1  RAM addrn: Loads the register X, field to retions are compared.	operation value n in  LA instruct l executed is execu ns coded  Flag CY  esses value x in and the value of the value is executed in the value is e	Continuous description  the immediate field to tions are continuously, only the first LA inted and other LA discontinuously are  Skip condition  Continuous description  the immediate field to talue y in the immediate When the LXY instructy coded and executed
Instruction code  Operation:  LXY x, y (Instruction code	D9	words 1 Grouping: Description  Number of words 1 Grouping:	cycles  1  Arithmetic: Loads the register A. When the coded and struction instruction skipped.  Number of cycles  1  RAM addrict Loads the register X, field to retions are conly the field to struction are conly the field to retions are conly the field to retion and the field to retion are considered to the field to th	operation value n in LA instruct l executed is executed is executed respectively a second columns  Flag CY  esses value x in and the value in the va	Continuous description  the immediate field to tions are continuously, only the first LA inted and other LA discontinuously are  Skip condition  Continuous description  the immediate field to alue y in the immediate When the LXY instruc

LZ z (Load	register Z with z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 21 20 2 0 4 8 +z 16	words	cycles		
		1	1	_	_
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping:	RAM addr	esses	
		Description	: Loads the register Z.		the immediate field to
NOP (No (	OPeration)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16	words	cycles		
		1	1	_	-
Operation:	(PC) ← (PC) + 1	Grouping:	Other ope	ration	
•					1 to program counte
OP0A (Ou	D9 D0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 1 0 0 0 0 0 2 2 2 0 16	1	1	-	-
Operation:	(P0) ← (A)	Grouping:	Input/Outp	out operatio	n
		Description	P0.	ne content	s of register A to por
OP1A (Ou	tput port P1 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 0 0 1 0 2 2 1 46	Number of words	Number of cycles	Flag CY	Skip condition
oout	1 0 0 0 1 0 0 0 1 2 2 2 1 16	1	1	-	-
Operation:	(P1) ← (A)	Grouping: Description		out operation	n s of register A to por

OP2A (Out	tput port P2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 1 0 2 2 2	words	cycles		
	16	1	1	_	-
Operation:	(P2) ← (A)	Grouping:	Input/Outp	ut operation	on
		Description	: Outputs the P2.	ne content	s of register A to port
OR (logica	I OR between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	words	cycles		· 
		1	1	_	_
Operation:	$(A) \leftarrow (A) \ OR \ (M(DP))$	Grouping:	Arithmetic	operation	
		Description	tents of r	egister A	tion between the con- and the contents of e result in register A.
POF (Pow	ver OFf)	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 1 0 2 16	words	cycles	riag C1	Skip condition
		1	1	_	-
Operation:	Transition to clock operating mode	Grouping:	Other oper		
		Description Note:	executing ecuting the If the EPOF executing to	the POF2 EPOF instruction	ock operating mode by instruction after extruction. In is not executed before the struction, this instruction is instruction.
POF2 (Pov	wer OFf2)				
Instruction	D9 D0 0 0 0 0 1 0 0 0 0 8 to	Number of words	Number of cycles	Flag CY	Skip condition
-	0 0 0 0 0 1 0 0 1 0 0 2	1	1	-	_
Operation:	Transition to RAM back-up mode	Grouping: Description Note:	executing ecuting the If the EPOR executing	ystem in I the POF2 EPOF ins instruction this instruction	RAM back-up state by 2 instruction after exstruction. In is not executed before ction, this instruction is 2 instruction.

te Accumulator Right)  D9  D0  0 0 0 0 0 1 1 1 0 1 2 0 1 D 16   Ot Bit)  D9  D0  0 0 0 1 0 0 1 1 j j 2 0 4 $\frac{C}{+j}$ 16  (Mj(DP)) $\leftarrow$ 0  j = 0 to 3	Number of words 1 Grouping:	Number of cycles  1  Bit operatin: Clears (0)	Flag CY  on the contents	Skip condition  - contents of register A in- of carry flag CY to the Skip condition  - ats of bit j (bit specified e immediate field) o
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping: Description  Number of words 1 Grouping:	Arithmetic Rotates 1 cluding the right.  Number of cycles 1 Bit operati Clears (0) by the va	operation bit of the coe e contents  Flag CY  on the contert	ontents of register A in of carry flag CY to the Skip condition  —  ats of bit j (bit specified
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words  1  Grouping:	Arithmetic  Rotates 1 cluding the right.  Number of cycles  1  Bit operati  Clears (0) by the va	operation bit of the core e contents  Flag CY  on the content	ontents of register A inof carry flag CY to the Skip condition  —  ats of bit j (bit specified
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles  Bit operati Clears (0) by the va	Flag CY  on the contents	Skip condition  —  nts of bit j (bit specified
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	Number of cycles  1  Bit operati Clears (0) by the va	Flag CY  on the contents	Skip condition  —  nts of bit j (bit specified
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Bit operation: Clears (0) by the va	on the conter	ts of bit j (bit specified
	words 1 Grouping:	Bit operation: Clears (0) by the va	on the conter	ts of bit j (bit specified
$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operatin: Clears (0) by the va	on the conter	nts of bit j (bit specified
		t: Clears (0) by the va	the conter	
j = 0 to 3	Description	by the va		
Carry flag)				
	Number of words	Number of cycles	Flag CY	Skip condition
16	1	1	0	_
(CY) ← 0	Grouping:	Arithmetic	operation	
	Description	: Clears (0)	to carry fla	g CY.
et Port C)	- L			
D9 D0 1 0 0 0 1 1 0 0 2 8 C	Number of words	Number of cycles	Flag CY	Skip condition
16	1	1	0	_
(C) ← 0	Grouping: Description			
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	D9

110 (110301	port D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 1 0 0 2	words 1	cycles 1	_	_
		'	'	_	_
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp	ut operation	on
	However,	Description		to a bit of p	oort D specified by reg
	(Y) = 0  to  7		ister Y.		
RT (ReTur	n from subroutine)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	2	_	_
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	+eration	
	$(SP) \leftarrow (SP) - 1$				outine to the routine
			called the	subroutine	•
	rn from Interrupt)	1	T.,	- av	011 111
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 1 1 0 0 1 1 1 0 2 0 4 6	1	1	_	_
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope		
	(SP) ← (SP) – 1	Description			upt service routine to
			main routir		f data painter (V V 7)
					of data pointer (X, Y, Z) s, NOP mode status by
					ption of the LA/LXY in
					and register B to the
			states just	-	-
RTS (ReTu	urn from subroutine and Skip)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 0 1 0 1 0 4 5	words	cycles		
		1	2	_	Skip at uncondition
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	
орегацоп.	$(SP) \leftarrow (SP) - 1$				outine to the routine
					, and skips the next in
			struction a		

PIIDT (Pa	set UPTF flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 0 0 0 0 5 8	words	cycles	l lag O1	Okip condition
	0 0 0 1 0 1 1 0 0 0 0 2	1	1	-	-
Operation:	$(UPTF) \leftarrow 0$	Grouping:	Other oper	ation	
				to the hig	gh-order bit reference
SB j (Set E	Bit)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	_	-
Operation:	(Mj(DP)) ← 1	Grouping:	Bit operation	 >n	
ореганоп.	j = 0  to  3				of bit j (bit specified by
		,			nediate field) of M(DP).
SC (Set Ca Instruction code	arry flag)  D9  0 0 0 0 0 0 0 1 1 1 1 2 0 0 7 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(CY) ← 1	0	A :: + l + i -		
Operation.	(01) ← 1	Grouping:	Arithmetic : Sets (1) to		CY
SCP (Set F	Port C)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 1 1 0 1 2 2 8 D 16	words	cycles	1 lag 01	Skip condition
	10	1	1	-	_
Operation:	(C) ← 1	Grouping:	Input/Outp		n
		Description	: Sets (1) to	port C.	

<b>OD</b> (0 - 1	of D 'C - 1 h '- ( \/ )				
	ort D specified by register Y)	Г	I	T	
Instruction code	D9 D0 0 0 0 1 0 1 0 1 0 1 5 4c	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 1 0 1 2 0 1 3 16	1	1	_	_
Operation:	(D(Y)) ← 1	Grouping:	Input/Outp	ut operation	on
<b>Operation</b>	(Y) = 0  to  7				rt D specified by regis-
SEA n (Sk	ip Equal, Accumulator with immediate data n)				
Instruction	D9 D0 0 0 0 1 0 0 1 0 1 2 0 2 5 46	Number of words	Number of cycles	Flag CY	Skip condition
		2	2	_	(A) = n n = 0 to 15
	0 0 0 1 1 1 1 n n n n n <sub>2</sub> 0 7 n <sub>16</sub>	Grouping:	Compariso	on operation	
Operation:	(A) = n ? n = 0 to 15	Description	tents of re	next insti gister A is liate field.	equal to the value n in
				gister A is	not equal to the value n
SEAM (Sk	ip Equal, Accumulator with Memory)				
Instruction	D9 D0 0 0 0 1 0 0 1 1 0 0 2 6 46	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 0 1 1 0 2 0 2 6	1	1	-	(A) = (M(DP))
Operation:	(A) = (M(DP))?	Grouping:	Compariso	on operation	n
		Description	: Skips the	next inst	uction when the con-
			tents of reg	gister A is	equal to the contents of
				the next in	struction when the con-
			tents of a	-	is not equal to the
SNZ0 (Ski	p if Non Zero condition of external 0 interrupt reques	st flag)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 0 0 0 2 0 3 8 16	1	1	_	V10 = 0: (EXF0) = 1
Operation:	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP (V10: bit 0 of the interrupt control register V1)	Grouping: Description	when externis "1." After flag. When the next in	o = 0 : Skiprnal 0 inter r skipping, n the EXF struction.	os the next instruction rupt request flag EXF0 clears (0) to the EXF0 flag is "0," executes instruction is equiva-



SNZIO (Skip if Non Zero condition of external O Interrupt input pin) Instruction  Description:  Number of	CNZIO (CIA	in if Non-Zone condition of outsmall 0 laterwest inner	n:n)			
Coperation:			<u> </u>	Ni. mala an af	Flar CV	Oldin annulisian
1					Flag CY	Skip condition
It 2 = 1 : (INT) = "H"? (It 2 : bit 2 of the interrupt control register I1)			1	1	_	
when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H." When It = 1 : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." Executes the next instruction when the P display and the next instruction when the P display and the next instruction when the P display and the pin is "L." Executes the next instruction when the P display and the pin is "L." Executes the next instruction when the P display and the pin is "L." Executes the next instruction when the P display and the pin is "L." Executes the next instruction when th	Operation:	l12 = 0 : (INT) = "L" ?				
the next instruction when the level of INT pin is "H."  When I12 = 1 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "L."  SNZP (Skip if Non Zero condition of Power down flag)  Instruction code  Description:  (P) = 1?  SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)  Instruction Description:  Skips the next instruction when the P flag is "0."  After skipping, the P flag remains unchanged.  Executes the next instruction when the P flag is "0."  After skipping, the P flag remains unchanged.  Executes the next instruction when the P flag is "0."  After skipping, (TiF) ← 0  V12 = 1: SNZT1 = NOP  (V12 = bit 2 of interrupt control register V1)  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction  Description:  When V12 = 1 : This instruction is equivalent to the NOP instruction.  When V12 = 1 : This instruction  When V13 = 1 : SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  When V13 = 1 : SNZT2 is not interrupt request flag TF is an extent instruction.  When V13 = 0 : Skips the next instruction when timer 1 interrupt request flag TF is an extent instruction.  When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag TF is an ext instruction.  When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag TF is an ext instruction.  When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag TF is an ext instruction.  When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag TF is an ext instruction.  When V13 = 1 : SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  Exceuses the next instruction when time 2 interrupt request flag TF is an ext instruction.  When V13 = 1 : This instruction is equivalent to the V15 flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1 : This instruction is equivalent to the V15 flag. When the T2F flag is "0," executes the next instruction.  When V13		I12 = 1 : (INT) = "H" ?	Description			
SNZP (Skip if Non Zero condition of Power down flag)  Instruction  Code    Day		(I12: bit 2 of the interrupt control register I1)				
When 112 = 1 : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H."    SNZP (Skip if Non Zero condition of Power down flag)					struction	when the level of INT
when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." Executes the next instruction when the P flag is "0."    Operation:   (P) = 1 ?					_ 1 · Skir	se the next instruction
SNZP (Skip if Non Zero condition of Power down flag)  Instruction code  Description:  (P) = 1?  SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)  Instruction code  Description:  (P) = 1?  Grouping: Other operation  Description: Skips the next instruction when the P flag remains unchanged.  Executes the next instruction when the P flag is "0."  SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)  Instruction  Operation:  V12 = 0: (T1F) = 1?  After skipping, (T1F) ← 0  V12 = 1: SNZT1 = NOP  (V12 = bit 2 of interrupt control register V1)  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction  Description:  When V12 = 1: This instruction is equivalent to the NOP instruction.  When V12 = 1: This instruction  V13 = 0: (T2F) = 1  Operation:  V13 = 0: (T2F) = 1  After skipping, (T2F) ← 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = 0: (T2F) = 1  Grouping:  Timer operation  Description:  When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  Description: When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  Timer operation  Description: When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  When V13 = 0: T2F) = 1  Operation: V13 = 0: T2F) = 1  Timer operation  Description: When V13 = 0: Skips the next instruction when timer 2 interrupt request flag (T2F) is next instruction.  When V13 = 1: This instruction is equivalent in the power of fl						
SNZP (Skip if Non Zero condition of Power down flag)   Instruction code   Do						
Number of Numb	-			pin is "L."		
code         0	SNZP (Ski	p if Non Zero condition of Power down flag)				
Comparison:   Part					Flag CY	Skip condition
Description: Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."    SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)   Executes the next instruction when the P flag is "0."		0 0 0 0 0 0 0 1 1 2	1	1		(P) = 1
Description: Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."    SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)   Executes the next instruction when the P flag is "0."	Operation:	(P) = 1 ?	Groupina.	Other oper	ation	1
SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)  Instruction code    V12 = 0: (T1F) = 1?						ction when the P flag is
Changed   Executes the next instruction when the P flag is "0."						· ·
SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)  Instruction code  Do Operation:  V12 = 0: (T1F) = 1?  After skipping, (T1F) ← 0  V12 = 1: SNZT1 = NOP  (V12 = bit 2 of interrupt control register V1)  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction when the P flag is "0."  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  V13 = 0: (T2F) = 1  After skipping, (T1F) ← 0  When V12 = 0: Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction.  When V12 = 1: This instruction is equivalent to the NOP instruction.  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  V13 = 0: (T2F) = 1?  After skipping, (T2F) ← 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  Bexcites the next instruction when the P flag Stip Condition of Number of words  Timer operation  Description: When V13 = 0: Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, (T2F) ← 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  When V13 = 1: This instruction is equivalent instruction.  When V13 = 1: This instruction is equivalent instruction.  When V13 = 1: This instruction is equivalent instruction.				After skip	ping, the	P flag remains un-
SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)				changed.		
SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)					the next i	nstruction when the P
Description   Description   Description   Description   Description   Number of cycles   Flag CY   Skip condition				flag is "0."		
Description   Description   Description   Description   Description   Number of cycles   Flag CY   Skip condition						
code         1	SNZT1 (SI	kip if Non Zero condition of Timer 1 interrupt request	flag)			
Operation: V12 = 0: (T1F) = 1 ?  After skipping, (T1F) ← 0  V12 = bit 2 of interrupt control register V1)  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  Description: V13 = 0: (T2F) = 1 ?  After skipping, (T2F) ← 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = 0: (T2F) = 1 ?  After skipping, (T2F) ← 0  V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = bit 3 of interrupt control register V1)  When V13 = 1 : This instruction  When V13 = 0 : Skips the next instruction  When V13 = 0 : Skips the next instruction  When V13 = 0 : Skips the next instruction  When V13 = 0 : Skips the next instruction  When V13 = 0 : Skips the next instruction  When V13 = 1 : This instruction is equivalent  Parallel Timer operation  Description: When V13 = 0 : Skips the next instruction  When V13 = 1 : This instruction is equivalent  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  When V13 = 1 : This instruction is equivalent  Note of the next instruction  No	Instruction	D9 D0			Flag CY	Skip condition
Operation:         V12 = 0: (T1F) = 1? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)         Grouping: Timer operation Description: When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag, When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction.           SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)           Instruction code         D9         D0         Number of words         Number of cycles         Flag CY skip condition         Skip condition           Operation:         V13 = 0: (T2F) = 1? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)         Grouping: Timer operation         Timer operation           Description:         When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction is equivalent to the NOP instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction is equivalent to the NOP instruction.	code	1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16		-		
After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  Description: When V12 = 0: Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1: This instruction is equivalent to the NOP instruction.  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  Description: When V12 = 0: Skips the next instruction when timer 1 interrupt request flag is "0," executes the next instruction.  When V12 = 1: This instruction is equivalent to the NOP instruction.  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  V13 = 0: (T2F) = 1?  After skipping, (T2F) ← 0 V13 = 0: Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1: This instruction is equivalent interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1: This instruction is equivalent interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.			1	1	_	V12 = 0: (T1F) = 1
After skipping, $(T1F) \leftarrow 0$ $V12 = 1: SNZT1 = NOP$ $(V12 = bit 2 of interrupt control register V1)$ SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code $V13 = 0: Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1: This instruction is equivalent to the NOP instruction.  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  V13 = 0: (T2F) = 1? After skipping, (T2F) \leftarrow 0 V13 = 0: (T2F) = 1  Operation:  V13 = 0: (T2F) = 1  After skipping, (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)  Grouping: Timer operation  Description: When V13 = 0: Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1: This instruction is equivalent to the NOP instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1: This instruction is equivalent to the NOP instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.  When V13 = 1: This instruction is equivalent to the NOP instruction.$	Operation:	V12 = 0: (T1F) = 1.?	Grouping.	Timer one	ration	
	- por unioni					ps the next instruction
flag. When the T1F flag is "0," executes the next instruction.  When V12 = 1: This instruction is equivalent to the NOP instruction.  SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction  code  D9  D0  Number of cycles  Number of cycles  Number of cycles  1						
		(V12 = bit 2 of interrupt control register V1)		"1." After	skipping,	clears (0) to the T1F
				_		lag is "0," executes the
SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)  Instruction code  D9  D0  Number of words  Number of cycles  Number of cycles  Number of words  1 0 1 0 0 0 0 0 1 2 2 8 1 16  1 1 1 - V13 = 0: (T2F) = 1  Operation:  V13 = 0: (T2F) = 1 ?  After skipping, (T2F) $\leftarrow$ 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  Bescription:  When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1 : This instruction is equiva-						
SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)           Instruction code         D9         D0         Number of words         Number of cycles         Flag CY         Skip condition           0 peration:         V13 = 0: (T2F) = 1 ?             After skipping, (T2F) ← 0             V13 = 1: SNZT2 = NOP             (V13 = bit 3 of interrupt control register V1)             Flag CY             Skip condition             Skip condition             Timer operation             Description:             When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : This instruction is equiva-         When V13 = 1 : Th						•
D9				lent to the	1101 111311	detion.
				1	T:	
Operation: V13 = 0: (T2F) = 1 ?  After skipping, (T2F) ← 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  After skipping, (T2F) ← 0  V13 = 1: Timer operation  Description: When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1 : This instruction is equiva-		1 0 1 0 0 0 0 0 1 2 8 1			Flag CY	Skip condition
After skipping, (T2F) ← 0  V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  Description: When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1 : This instruction is equiva-			1	1	_	V13 = 0: (T2F) = 1
V13 = 1: SNZT2 = NOP  (V13 = bit 3 of interrupt control register V1)  when timer 2 interrupt request flag T2F is  "1." After skipping, clears (0) to the T2F  flag. When the T2F flag is "0," executes the  next instruction.  When V13 = 1 : This instruction is equiva-	Operation:	V13 = 0: (T2F) = 1 ?	Grouping:			
(V13 = bit 3 of interrupt control register V1)  "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1 : This instruction is equiva-			Description			•
flag. When the T2F flag is "0," executes the next instruction.  When V13 = 1: This instruction is equiva-						
next instruction.  When V13 = 1 : This instruction is equiva-		(V13 = bit 3 of interrupt control register V1)				, ,
When V13 = 1 : This instruction is equiva-				_		ag is "0," executes the
						s instruction is coultre
ione to the morning months.						
				10111 10 1110		



SNZT3 (SI	kip if Non Zero condition of Timer 3 interrupt request	flag)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	V20 = 0: (T3F) = 1
Operation:	V20 = 0: (T3F) = 1? After skipping, (T3F) $\leftarrow$ 0 V20 = 1: SNZT3 = NOP (V20 = bit 0 of interrupt control register V2)	Grouping: Description	when time "1." After flag. Wher next instru	er 0 : Skiper 3 interruskipping, a the T3F flotion.	os the next instruction opt request flag T3F is clears (0) to the T3F lag is "0," executes the instruction is equivaluction.
SRST (Sys	stem ReSeT)				
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	System reset occurrence	Grouping:	Other oper		
SUPT (Set	: UPTF flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 0 0 0 2 0 5 9 16	words 1	cycles 1	_	
Operation:	(UPTF) ← 1	Grouping:	Other ope	ration	
Operation.	(OF IT) ← I	Description			er bit reference enable
			flag.		
	Voltage Detector Enable flag)		T		
Instruction code	D9 D0 1 0 0 1 0 0 1 1 2 9 3 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	Voltage drop detection circuit valid at powerdown mode.		powerdow RAM back	rop detec n mode (d -up mode)	tion circuit is valid at clock operating mode, only for H version.



	<u> </u>	•			
	o if Zero, Bit)	1			
Instruction code	D9 D0 0 0 1 0 0 0 j j 2 0 2 j 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	(Mj(DP)) = 0 $j = 0  to  3$
Operation:	(Mj(DP)) = 0 ?	Grouping:	Bit operation	on	
	j = 0  to  3	Description	: Skips the	next instr	uction when the con-
			tents of bit	t j (bit spe	cified by the value j in
					of M(DP) is "0."
			Executes t	he next ins	struction when the con-
			tents of bit	j of M(DP)	is "1."
	if Zero, Carry flag)	1	1		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 1 1 1 <sub>2</sub> 0 2 F <sub>16</sub>	words	cycles		(0)()
		1	1	_	(CY) = 0
Operation:	(CY) = 0 ?	Grouping:	Arithmetic		
		Description			ruction when the con-
			tents of ca		
				ping, the	CY flag remains un-
			changed.	ha navtin	atrication when the con
					struction when the con-
			tents of the	e C i ilag i	5 1.
	if Zero, port D specified by register Y)	T	I	I	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 0 0 1 0 0 1 6	2	2	_	(D(Y)) = 0
	0 0 0 0 1 0 1 0 1 1 <sub>2</sub> 0 2 B <sub>16</sub>				(Y) = 0  to  7
Operation	(D(Y)) = 0 ?	Grouping:	Input/Outp	 ut operatio	ın
Operation:	(D(T)) = 0? (Y) = 0  to  7	Description			ction when a bit of port
	(1) = 0 to 1				er Y is "0." Executes the
			next instru	ction when	the bit is "1."
T1AB (Tra	insfer data to timer 1 and register R1 from Accumula	ator and reg	gister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 0 0 2 2 3 0	words	cycles		
	10	1	1	_	_
Operation:	(T17–T14) ← (B)	Grouping:	Timer ope	ration	
•	(R17–R14) ← (B)	Description	n: Transfers	the conte	nts of register B to the
	$(T13-T10) \leftarrow (A)$		-		timer 1 and timer 1 re-
	$(R13-R10) \leftarrow (A)$		_		ansfers the contents of
					-order 4 bits of timer 1
			and timer	1 reload re	egister R1.

nsfer data to timer 2 and register R2 from Accumula	tor and reg	ister B)		
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 0 1 1 0 0 0 1 1 2	1	1	_	_
(R2L7–R2L4) ← (B)	Grouping:	Timer oper	ation	
$(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$	Description	high-order load registe register A	4 bits of t er R2L. Tra to the low-	ats of register B to the imer 2 and timer 2 re- ansfers the contents of order 4 bits of timer 2 gister R2L.
ransfer data to register R2H from Accumulator and re	egister B)			
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
1 0 1 0 0 1 0 1 0 0 2 2 3 4 16	1	1	_	-
$(R2H7-R2H4) \leftarrow (B)$	Grouping:			
		load regist register A	er R2H. Trate to the low-	ansfers the contents of order 4 bits of timer 2
ansfer data to timer 2 from register R2L)				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles		Skip condition
				<del>-</del>
(T27–T20) ← (R2L7–R2L0)		: Transfers	the conte	nts of reload register
sfer data to Accumulator from register B)		Т	1 1	
			Flag CY	Skip condition
0 0 0 0 0 1 1 1 1 1 0 2 0 1 E 16	1	1	_	_
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1	Do

TABLE   Transfer data to Accumulator and register B from timer 1)   Number of   Number o		Number of words  1  Grouping: Description  2)	Timer ope Transfers timer 1 to Transfers	ration the high-or register B. the low-or	rder 4 bits (T17–T14) of der 4 bits (T13–T10) of
Coupling:   Coupling:   Transfers the high-order 4 bits (T12-T14)   Transfers the low-order 4 bits (T12-T14)   Coupling:   Transfers the high-order 4 bits (T12-T14)   Coupling:   Transfers the high-order 4 bits (T12-T14)   Coupling:   Transfers the low-order 4 bits (T12-T14)   Coupling:   Transfers the high-order 4 bits (T12-T14)   Transfers the low-order 4 bits (T12-T14)   Transfers the high-order 4 bi	code       1 0 0 1 1 1 1 0 0 0 0 0 0 2       2 7 0 16         Operation: (B) $\leftarrow$ (T17–T14) (A) $\leftarrow$ (T13–T10)         TAB2 (Transfer data to Accumulator and register B from timer 3 10 10 10 10 10 10 10 10 10 10 10 10 10	words 1 Grouping: Description 2) Number of	Timer ope Transfers timer 1 to Transfers	ration the high-or register B. the low-or	rder 4 bits (T17–T14) of der 4 bits (T13–T10) of
Table   Transfer data to Accumulator and register B from timer 2   Srouping: Timer operation: Transfers the high-order 4 bits (T17-T14 timer 1 to register B. Transfers the low-order 4 bits (T17-T14 timer 1 to register B. Transfers the low-order 4 bits (T13-T16 timer 1 to register B. Transfers the low-order 4 bits (T13-T16 timer 1 to register B. Transfers the low-order 4 bits (T13-T16 timer 1 to register A.      Table   Transfer   Table   Transfers   Table	Operation: (B) $\leftarrow$ (T17–T14) (A) $\leftarrow$ (T13–T10)  TAB2 (Transfer data to Accumulator and register B from timer 3 lnstruction D9 D0 code 1 0 0 1 1 1 0 0 0 1 2 2 7 1 16  Operation: (B) $\leftarrow$ (T27–T24)	Grouping: Description  2) Number of	Timer ope : Transfers timer 1 to Transfers	the high-or register B. the low-or	der 4 bits (T13-T10) of
Description: Transfers the high-order 4 bits (T17-T14 timer 1 to register B. Transfers the high-order 4 bits (T13-T10 timer 1 to register A.    TAB2 (Transfer data to Accumulator and register B from timer 2)	TAB2 (Transfer data to Accumulator and register B from timer 3 lnstruction D9 D0 code	Description  2)  Number of	timer 1 to	the high-or register B. the low-or	der 4 bits (T13-T10) of
Description: Transfers the high-order 4 bits (T17-T14 timer 1 to register B. Transfers the high-order 4 bits (T13-T10 timer 1 to register A.    TAB2 (Transfer data to Accumulator and register B from timer 2)	TAB2 (Transfer data to Accumulator and register B from timer 3 lnstruction D9 D0 code	Description  2)  Number of	timer 1 to	the high-or register B. the low-or	der 4 bits (T13-T10) of
Transfer the low-order 4 bits (T13-T10 timer 1 to register A.   Transfers the low-order 4 bits (T13-T10 timer 1 to register A.		Number of	Transfers	the low-or	der 4 bits (T13-T10) of
TAB2 (Transfer data to Accumulator and register B from timer 2)  Instruction  Decode  1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 1 0		Number of			, ,
TAB2 (Transfer data to Accumulator and register B from timer 2)  Instruction code  □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □		Number of	timer 1 to	register A.	
Number of cycles   Number of cycles   Skip condition		Number of			
Number of cycles   Number of cycles   Skip condition		Number of			
Number of cycles   Number of cycles   Skip condition		Number of			
Number of cycles   Number of cycles   Skip condition		Number of			
Code         1 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 0 1 2         2 7 1 1 16         words         cycles         cycles         cycles         cycles         cycles         cycles         cycles         language         cycles         language         cycles         language         language <td></td> <td></td> <td></td> <td>I =</td> <td></td>				I =	
TABE (Transfer data to Accumulator and register B from register E)           Instruction code         D9         D0         Number of words         Number of register to register to register to register to register E b and low-order 4 bits (E7-E4)           TABP p (Transfer data to Accumulator and register B from Program memory in page p)           Grouping: Timer operation           Description: Transfers the high-order 4 bits (T23-T20) timer 2 to register B. Transfers the low-order 4 bits (T23-T20) timer 2 to register A.           TABE (Transfer data to Accumulator and register B from register E)           Instruction (A) ← (E3-E0)           Grouping: Register to register transfer           Description: Transfers the high-order 4 bits (E7-E4) register E to register B, and low-order 4 bits (E7-E4) register E to register B, and low-order 4 bits (E7-E4) register E to register B, and low-order 4 bits (E7-E4) register E to register B, and low-order A bits (E7-E4) register E by register E by register B, and low-order A bits (E7-E4) register E by register B, and low-order A bits (E7-E4) register E by register B, and low-order A bits (E7-E4) register E by register E by register B, and low-order A bits (E7-E4) register E by register B, and low-order A bits (E7-E4) register E by register B by a by	Operation: (B) $\leftarrow$ (T27–T24)			Flag CY	Skip condition
Operation: (B) ← (T27-T24)           (A) ← (T23-T20)         Grouping: Timer operation         Transfers the high-order 4 bits (T27-T24 timer 2 to register B. Transfers the low-order 4 bits (T23-T20 timer 2 to register B. Transfers the low-order 4 bits (T23-T20 timer 2 to register A.           TABE (Transfer data to Accumulator and register B from register E)           Instruction code         D9         D0         Number of words         Number of vycles         Skip condition           Code         (B) ← (E7-E4)         (B) ← (E7-E4)         Grouping: Register to register to register transfer           Description:         Transfers the high-order 4 bits (E7-E4) register E to register E to register B, and low-order 4 of register E to register B, and low-order 4 of register E to register B, and low-order 4 of register E to register B, and low-order A bits (E7-E4) register E to register B, and low-order A bits (E7-E4) of Robot (E7-E4)	•				
TABE (Transfer data to Accumulator and register B from register E)   Instruction code	•			_	_
	(A) . (TO <sub>2</sub> TO <sub>3</sub> )	Grouping:	Timer ope	ration	
TABE (Transfer data to Accumulator and register B from register E)  Instruction code $ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$(A) \leftarrow (123-120)$	Description	: Transfers	the high-o	rder 4 bits (T27-T24) of
				-	
TABE (Transfer data to Accumulator and register B from register E)  Instruction code  Description:  (B) $\leftarrow$ (E7–E4) (A) $\leftarrow$ (E3–E0)  TABP p (Transfer data to Accumulator and register B from Program memory in page p)  Instruction code  Description:  TABP p (Transfer data to Accumulator and register B from Program memory in page p)  Instruction code  Description:  TABP p (Transfer data to Accumulator and register B from Program memory in page p)  Instruction code  Description:  TABP p (Transfer data to Accumulator and register B from Program memory in page p)  Instruction code  Description:  TABP p (Transfer data to Accumulator and register B from Program memory in page p)  Instruction code  Description:  TABP p (Transfer data to Accumulator and register B from Program memory in page p)  Instruction code  Description:  SP) $\leftarrow$ (SP) + 1  SK(SP)) $\leftarrow$ (PC)  (PC) $\leftarrow$ (PC) $\leftarrow$ (PC) (PC) (PC) (PC) (PC) (PC) $\leftarrow$ p (Note)  Stip condition code and register B and bits 3 to 0 to register A. These Point and Program page p)  Description:  UPFF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These Point and Program page p)  Description:  UPFF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These Point page p)  Description:  UPFF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These Point page p)  Description:  UPFF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These Point page p)  Description:  UPFF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These Point page					
Do			timer 2 to	register A.	
Do					
Do					
Do					
	TABE (Transfer data to Accumulator and register B from register	er E)			
Operation:         (B) ← (E7-E4) (A) ← (E3-E0)         Grouping: Register to register transfer           TABP p (Transfer data to Accumulator and register B from Program memory in page p)           Instruction code         D9         D0         Number of words         Number of vorces         Number of vorces         Number of vorces         Skip condition           (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note) (DR2-DR0, A3-A0)         Arithmetic operation           Description:         UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These 9 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified	Instruction D9 D0	Number of	Number of	Flag CY	Skip condition
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	code 0 0 0 0 1 0 1 0 1 0 0 2 A	words	cycles		
	16	1	1	-	_
$(A) \leftarrow (E3-E0) \\ \hline \textbf{Description:}  \text{Transfers the high-order 4 bits } (E7-E4) \\ \hline \textbf{register E to register B, and low-order 4 lower register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vorder 4 lower register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  D0  Number of vordes register B from Program memory in page p)} \\ \hline \textbf{Instruction}  D9  A1  A2  A3  A3  A3  A3  A3  A3  A3$	Operation: (B) $\leftarrow$ (F7–F4)	Grouping:	Register to	register tr	ransfer
	• ', ', ',				
				_	
TABP p (Transfer data to Accumulator and register B from Program memory in page p)  Instruction D9 D0 Number of Number of Words Cycles  Operation: $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ Register B from Program memory in page p)  Number of Number of Flag CY Skip condition words cycles  1 3  Description:  UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These 9 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified			-	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					
	TABP p (Transfer data to Accumulator and register B from Pro-	gram mem	ory in page	e p)	
		Number of	Number of		Skip condition
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		words	cycles		
$ \begin{array}{lll} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \; (Note) \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \end{array} $ Description: UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These 9 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified	Instruction D9 D0	1	3	_	_
$ \begin{array}{lll} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \; (Note) \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \end{array} $ Description: UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These 9 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified	Instruction D9 D0				
(SK(SP)) ← (PC) (PCH) ← p (Note) (PCL) ← (DR2-DR0, A3-A0) UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These 9 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified	D9	tic operation			
(PCL) $\leftarrow$ (DR2-DR0, A3-A0) 9 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified	Instruction D9 D0 Code $0 0 1 0 p5 p4 p3 p2 p1 p0_2 0 8 p1_{6}$ Operation: $(SP) \leftarrow (SP) + 1$ Code D0 D0 P5 p4 p3 p2 p1 p0_2 0 8 p1_{6} P1_{6}  Code D0 Arithmet	tic operation			
		ts 7 to 4 to reg			
at $(OFTF) = 0$ at $(OPTF) = 0$ at $(OPTF) = 0$ UPTF = 1: Transfers bits 9, 8 to register D, bits 7 to 4 to register B and bits 3 to 0		ts 7 to 4 to req ttern in ad-dr			A2 A1 A0)2 specified by
$(A) \leftarrow (ROM(PC))_{3-0} (DR1, DR0) \leftarrow (ROM(PC))_{9,8}$ register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 As	Instruction code         D9         D0           code         0         0         1         0         p5         p4         p3         p2         p1         p0         2         0         8 p p 16           Operation:           (SP) $\leftarrow$ (SP) + 1         (SK(SP)) $\leftarrow$ (PC)         (PC)         (PCH) $\leftarrow$ (PC)         UPTF = 0: Transfers bit 9 to 0 are the ROM pat registers A and D in page 12 to 0 page 13 to 0 page 14 (DPTF) = 1         UPTF = 1: Transfers bit 12 transfers bit 13 transfers bit 14 transfers bit 15 transfers bit	ts 7 to 4 to req ttern in ad-dr ge p. ts 9, 8 to regis	ess (DR2 DR ter D, bits 7 t	1 DR0 A3 <i>i</i> 10 4 to regis	ster B and bits 3 to 0 to
$(B) \leftarrow (ROM(PC))_{7-4}$ A1 A0)2 specified by registers A and D in page p.		ts 7 to 4 to recture in ad-drige p. ts 9, 8 to regise to 0 are the	ess (DR2 DR ter D, bits 7 t ROM pattern	1 DR0 A3 <i>i</i> 10 4 to regis	ster B and bits 3 to 0 to
$ M  \leftarrow  D   M   M$		ts 7 to 4 to rectern in ad-druge p. s 9, 8 to regis to 0 are the	ess (DR2 DR ter D, bits 7 t ROM pattern D in page p.	to 4 to regist in address	ster B and bits 3 to 0 to s (DR2 DR1 DR0 A3 A2
$(PC) \leftarrow (SK(SP))$ When this instruction is executed, be careful not to over the stack because $(SP) \leftarrow (SP) - 1$ stage of stack register is used.	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ts 7 to 4 to req ttern in ad-dr ge p. ts 9, 8 to regis? 7 to 0 are the gisters A and I 34553M4/M4t ction is execu	ess (DR2 DR ter D, bits 7 t ROM pattern D in page p. H, and p is 0 t	to 4 to regist in address	ster B and bits 3 to 0 to s (DR2 DR1 DR0 A3 A2 34553M8/M8H/G8/G8H.
		ts 7 to 4 to requestern in ad-druge p. ts 9, 8 to regise to 0 are the gisters A and I 34553M4/M4	ess (DR2 DR ter D, bits 7 t ROM pattern D in page p. H, and p is 0 t	to 4 to regist in address	ster B and bits 3 to 0 t s (DR2 DR1 DR0 A3 A 34553M8/M8H/G8/G8I

TABPS (T	ransfer data to Accumulator and register B from Pre	Scaler)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 1 0 1 0 1 2 2 7 3 16	1	1	-	_
Operation:	$(B) \leftarrow (TPS7-TPS4)$	Grouping:	Timer oper	ation	
	$(A) \leftarrow (TPS3-TPS0)$	Description	TPS4) of	prescale ne low-ord	order 4 bits (TPS7– r to register B, and er 4 bits (TPS3–TPS0) er A.
TAD (Tran	sfer data to Accumulator from register D)	1			
Instruction	D9 D0 0 0 1 0 1 0 0 0 1 0 5 1 40	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 1 0 0 0 1 2	1	1	_	_
Operation:	$(A2-A0) \leftarrow (DR2-DR0)$	Grouping:	Register to	register tr	ansfer
	(A <sub>3</sub> ) ← 0	Description			ts of register D to the
		Nata			Ao) of register A.
		Note:			on is executed, "0" is on is executed, "0" is
TAIA /Tron	ofor data to Appumulator from register (1)				
Instruction	sfer data to Accumulator from register I1)  Do Do	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Flag C1	Skip condition
oouc	1 0 0 1 0 1 0 1 1 2 2 5 3	1	1	-	_
Operation:	$(A) \leftarrow (I1)$	Grouping:	Interrupt or	eration	
		Description			its of interrupt control
			register I1	to register	A.
TAK0 (Tra	nsfer data to Accumulator from register K0)				
Instruction code	D9 D0 1 0 1 0 1 1 0 2 5 6 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A) \leftarrow (K0)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.

TAK1 (Tra	nsfer data to Accumulator from register K1)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 0 1 1 0 1 1 2 2 5 9 16	1	1	_	-
Operation:	(A) ← (K1)	Grouping:	Input/Outp	out operation	on
		Description			nts of key-on wakeup register A.
TAK2 (Tran	nsfer data to Accumulator from register K2)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(A) ← (K2)	Grouping:	Input/Outpu		
		Description:	Transfers to control regi		ts of key-on wakeup register A.
	nsfer data to Accumulator from register L1)				
Instruction code	D9 D0 1 0 0 1 0 1 0 1 0 2 2 4 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(A) ← (L1)	Grouping: Description			n is of LCD control regis-
TAM j (Trar	nsfer data to Accumulator from Memory)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 1 0 0 j j j j <sub>2</sub> 2 C j <sub>16</sub>	1	1	-	-
Operation:	$ \begin{aligned} &(A) \leftarrow (M(DP)) \\ &(X) \leftarrow (X)EXOR(j) \\ &j = 0 \text{ to } 15 \end{aligned} $	Grouping: Description:	register A, performed I	ferring the an exclus between re nediate fie	contents of M(DP) to sive OR operation is gister X and the value Id, and stores the re-

**PRELIMINARY** 

TAMR (Tra	insfer da	ata to	O ACCU	mul	ator fi	om	regis	ter N	/IK)						
Instruction	D9						D <sub>0</sub>				,	Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 0	1	0 0	1	0	, 2	5	2	16	words	cycles		
						-		2			110	1	1	_	_
Operation:	(A) ← (	MR)										Grouping:	Clock oper	ration	
	(-7 . (	,													s of clock control reg-
													ister MR to	o register A	
TAPU0 (Tr	ansfer c	lata 1	to Acc	umu	lator	from	regis	ster	PU	0)					
Instruction	D9						D <sub>0</sub>			- /		Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 0	1	0 1	1	1	2 2	5	7	16	words	cycles		
												1	1	_	_
Operation:	(A) ← (	PU0)										Grouping:	Input/Outp	ut operatio	n
												Description	: Transfers register PU		nts of pull-up control er A.
TAPU1 (Tr	ansfer o	lata	to Acc	umu	lator	from	regi:	ster	PU	1)		Number of	Number of	Flag CV	Skip condition
code	1 0	0	1 0	1	1 1	1		, 2	5	Е	16	words	cycles	Flag CY	Skip condition
	, , ,	1 0 1	. , 0		. , .			2 L <u>=</u>			110	1	1	_	-
Operation:	(A) ← (	PU1)										Grouping:	Input/Outp		
												Description	register PU		nts of pull-up control er A.
TASP (Trai	nsfer da	ta to	Accui	mula	tor fr	om S	Stack	Poi	nter	r)					
Instruction code	D9 0		1 0	1	0 0		D <sub>0</sub>	0	T_E	Τ_0	1	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0	1 0	1	0 0	0	0	2 0	5	0	16	1	1	_	-
Operation:	(A2-A0)	← (S	SP2-SP	0)								Grouping:	Register to	register tr	ansfer
	(A3) ←	,		-,									to the low- After this	he content order 3 bits instruction	s of stack pointer (SP) (A2-A0) of register A. n is executed, "0" is ) of register A.

TAV1 (Tran	nsfer data	to /	Accur	nula	ator f	fror	n re	gist	er	V1)							
Instruction	D9							D <sub>0</sub>						Number of	Number of	Flag CY	Skip condition
code	0 0	0	1 0	1	0	1	0	0	, [	0	5	4 16	,	words	cycles		
									<b>2</b> L			''\		1	1	_	_
Operation:	(A) ← (V	1)												Grouping:	Interrupt o	peration	
														Description	: Transfers	the conter	nts of interrupt control
															register V1	1 to registe	r A.
TAV2 (Trai	nsfer data	to.	Accur	nula	ator	fror	n re	aist	er	V2	)						
Instruction	D9		1 0	1	0	1	0	D <sub>0</sub>	[	0	5	5 10		Number of words	Number of cycles	Flag CY	Skip condition
			1 0	<u> </u>				_'_	2 L		<u> </u>	16	6	1	1	_	-
Operation:	(A) ← (V	 2)											$\dagger$	Grouping:	Interrupt o	peration	
•													Ī				nts of interrupt control
TAW1 (Tra	nsfer dat	 a to	Accu	mul	ator	fro	m r	egis	ter	- W	1)						
Instruction	D9							D <sub>0</sub>						Number of	Number of	Flag CY	Skip condition
code	1 0	0	1 0	0	1	0	1	1	2	2	4	B 16	6	words 1	cycles 1	_	_
Operation:	(A) ← (W	1)												Grouping:	Timer ope	ration	
-													- 1-	Description	: Transfers	the conten	ts of timer control reg-
TAMO (T								<u>.</u>		10/					ister W1 to	o register A	
TAW2 (Tra		a to	Accu	mui	ator	Tro	m r		ter	VV	2)		_	Number of	Number of	Flog CV	Ckin condition
Instruction code	D9	0	1 0	0	1	1	0	D <sub>0</sub>	Г	2	4	C <sub>1</sub>		Number of words	cycles	Flag CY	Skip condition
	1 0		1 0		<u> </u>	<u>'</u>			2 L	2	4	16	6	1	1	_	-
Operation:	(A) ← (W	2)											- 17	Grouping: Descriptior			ts of timer control reg-



· · · · · · · · · · · · · · · · · · ·				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	_	_
(A) ← (W3)	Grouping:			
	Description			_
ansfer data to Accumulator from register W4)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
16	1	1	_	-
(A) ← (W4)	Groupina:	Timer ope	ration	
		: Transfers	the conten	_
sfer data to Accumulator from register X)	Number of	Number of	Flag CV	Skip condition
	words	cycles	Flag C1	Skip condition
	1	1	-	_
$(A) \leftarrow (X)$	Grouping:			
	Description	: Transfers ister A.	the conten	ts of register X to reg-
sfer data to Accumulator from register Y)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
16	1	1	_	-
$(A) \leftarrow (Y)$	Grouping: Description			
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DB	$ \begin{array}{ c c c c c c c c c }\hline D_0 & D_0 & Number of vordes & Vordes &$



	sfer data to Accumulator from register Z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 1 1 2 0 5 3	words	cycles		·
	0 0 0 1 0 1 0 0 1 1 2 0 3 3 16	1	1	_	-
Operation:	$(A_1,A_0) \leftarrow (Z_1,Z_0)$	Grouping:	Register to	register tr	ansfer
Орегинот.	$(A3, A2) \leftarrow 0$				ts of register Z to the
	(10, 12)	Description			Ao) of register A.
		Note:			n is executed, "0" is
					rder 2 bits (A3, A2) of
TBA (Trans	sfer data to register B from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 1 0 <sub>2</sub> 0 0 E <sub>16</sub>	words	cycles		
		1	1	_	
Operation:	$(B) \leftarrow (A)$	Grouping:	Register to	register tr	ansfer
		Description	: Transfers t	he content	s of register A to regis-
			ter B.		
TC1A (Tra	nsfer data to register C1 from Accumulator)  D9  D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 1 0 1 0 0 0 2 A 8	words	cycles	l lag O1	OKIP CONTRIBUTION
0040	1 0 1 0 1 0 0 0 0 2 2 1 1 0 16	1	1	_	-
Operation:	(C1) ← (A)	Grouping:	LCD contr	ol operatio	n
-		Description	: Transfers	the conte	nts of register A to the
			LCD contr	ol register	C1.
TC2A (Tra	nsfer data to register C2 from Accumulator)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 0 1 0 1 0 1 2 2 A 9 16	1	1	_	_
Operation:	(C2) ← (A)	Grouping:	LCD contr	ol operatio	n
operanon:	(02) ( (0)			the conte	nts of register A to the

TDA (Trans	sfer dat	a to	registe	er D f	from	Acc	um	ulat	or a	nd	l reg	giste	r B)			
Instruction	D9							Do _					Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 1	0	1	0 0	)	1	0	2	2 9	16	words	cycles		
								2			-		1	1	_	_
Operation:	(DR2-	DR <sub>0</sub> )	← (A2-A	<b>A</b> 0)									Grouping:	Register to	register t	ransfer
													Description	: Transfers	the low-o	rder 3 bits (A2-A0) of
														register A	to register	<b>.</b>
TEAB (Tra	ınsfer d	ata t	to regis	ter E	fro	m A	ccu	mul	ator	ar	nd r	egis	⊥ ter B)			
Instruction	D9							Do .					Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 0	1	1	0	1	0 2	0		1	A 16	words	cycles		
													1	1	_	_
Operation:	(E7–E	4) ←	(B)										Grouping:	Register t	o register t	ransfer
	(E3–E	,	. ,										·	high-orde the conter	r 4 bits (E	nts of register B to the r–E4) of register E, and ter A to the low-order 4 ter E.
TFR0A (Tr	ansfer	data	to reg	ister	FR0	fro	m A	CCU	mul	ato	or)					
Instruction code	D9	Τ.						Do		Τ,		$\Box$	Number of words	Number of cycles	Flag CY	Skip condition
Code	1 0	0	0 1	0	1	0	0	0 2	2	2	2   8	3 16	1	1	_	-
Operation:	(FR0)	← (A)	)										Grouping:	Input/Outp	out operation	on
													Description			nts of register A to the control register FR0.
TFR1A (Tr	ansfer	data	to reg	ister	FR1	fro	m A	CCU	mul	ato	or)			I		
Instruction	D9	1 _		1 . 1		_		Do	_			_	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0	0	0 1	0	1	0	0	1 2	2	2	2   9	16	1	1	_	-
Operation:	(FR1)	← (A)	)										Grouping:	Input/Outp	out operation	on
													Description			nts of register A to the control register FR1.

**PRELIMINARY** 

Instruction code	nsfer data to re	1 0			20				Number of	Number of	Flag CY	Skip condition	
	1 0 0 0	1 0	1 0						1		- 3 -		
Operation:			1   0	1 (	ן כ	2	2 A	16	words	cycles			
Operation:					2			116	1	1	-	_	
	$(FR2) \leftarrow (A)$								Grouping:	Input/Outp	ut operation	า	
	, , ,											ts of register A to the	
										port output	structure c	control register FR2.	
TI1A (Trans	fer data to regi	ster I1 f	rom A	ccun	nulat	or)							
Instruction	D9				<b>D</b> 0	,			Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0	0 1	0 1	1	1 2	2	1 7	16	words	cycles			
									1	1	_		
Operation:	$(I1) \leftarrow (A)$								Grouping:	Interrupt o	peration		
									Description	: Transfers	the content	s of register A to inte	
TK0A (Tran	sfer data to reg	ister K0	) from	Accı	umula	ator	)						
Instruction	D9	10101 110	, 110111		) )	ato,	,		Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0	0 1	1 0		1	2	1 E	3	words	cycles	1.49 0.	Chip condition	
		•   .	.   •	•	2		.   -	<u></u> 16	1	1	-	-	
Operation:	(K0) ← (A)								Grouping:	Input/Outp	ut operatio	n	
									Description		tne conten	ts of register A to key gister K0.	
TK1A (Trans	sfer data to reg	ister K1	from	Accı	ımul	ator)	)						
Instruction code	D9				<b>D</b> 0			$\neg$	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 0	0 1	0   1	0	0 2	2	1 4	16	1	1	- 1	_	
Operation:	(K1) ← (A)								Grouping:	Input/Outp	ut operatio	n	
	((,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							Grouping: Input/Output operation  Description: Transfers the contents of register A to key on wakeup control register K1.					



TK2A (Tra	nsfer	data	to r		or K	`	m A	CCII	mul	ator	٠١		•			
Instruction	D9	Jala	10 1	cgist	.01 10	2 110	1117		00	atoi	,		Number of	Number of	Flag CY	Skip condition
code		0 0	) (	0 0	1	0	1 0		_	2	1	5	words	cycles		
	L' L	<u> </u>			<u> </u>		.   ~	<u></u>	2		<u> </u>	16	1	1	_	-
Operation:	(K2)	← (A)											Grouping:	Input/Outp	ut operatio	n
													Description	: Transfers on wakeup	the content to control re	is of register A to key- gister K2.
TL1A (Tran	nsfer o	data	to r	egist	er L	1 froi	m Ac	ccur	mula	ator)	)					
Instruction	D9	0 0			0		0 1	D	00	2	0	A 16	Number of words	Number of cycles	Flag CY	Skip condition
									2			16	1	1	-	-
Operation:	(L1) ·	- (A)											Grouping:	LCD contro	ol operation	1
													Description	control reg		s of register A to LCD
TL2A (Tran		lata	to r	egist	er L	2 fro	m Ac			ator)	)			I		
Instruction code	D9	0 0	) (	0	0	1	0 1	Т	00	2	0	B <sub>16</sub>	Number of words	Number of cycles	Flag CY	Skip condition
													1	1	_	_
Operation:	(L2) ·	- (A)											Grouping:	LCD contro		
													Description	: Transfers control reg		s of register A to LCD
TL3A (Tran	nsfer (	lata	to r	egist	er L	3 fro	m Ac	ccur	mula	ator)	)					
Instruction	D9								00				Number of words	Number of cycles	Flag CY	Skip condition
code	1	0 0	0	0	0	1	1 0	0	) 2	2	0	C 16	1	1	_	_
Operation:	(L3)	— (A)											Grouping: Description	LCD control: Transfers control reg	the conten	n s of register A to LCD

TI CA (Tran	nsfer data to register LC from Accumulator)				
Instruction code	D9 D0 1 1 0 0 0 0 0 1 1 0 1 2 2 0 D	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(LC) \leftarrow (A)$	Grouping:	Timer oper		
	$(RLC) \leftarrow (A)$	Description	: Transfers t LC and rel		ts of register A to timer er RLC.
TMA j (Trai	nsfer data to Memory from Accumulator)	1			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to re	gister trans	sfer
	$(X) \leftarrow (X)EXOR(j)$ j = 0  to  15		to M(DP), formed be	an exclusivetween reg nediate field	e contents of register A ve OR operation is per- ister X and the value j d, and stores the result
TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper		
		Description	: Transfers to control reg		ts of register A to clock
TPAA (Tran	nsfer data to register PA from Accumulator)				
Instruction code	D9 D0 1 0 1 0 1 0 1 0 2 A A 4	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 0 1 0 1 0 1 0 1 0 <sub>2</sub> 2 A A <sub>16</sub>	1	1	_	-
Operation:	$(PAo) \leftarrow (Ao)$	Grouping: Description		he content	s of lowermost bit (Ao) ntrol register PA.

TPSAB (Tr	ansfer data to Pre-Scaler from Accumulator and regi	ister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 0 1 2 3 5	words	cycles		
		1	1	_	_
Operation:	(RPS7–RPS4) ← (B)	Grouping:	Timer oper	ration	
•	$(TPS7-TPS4) \leftarrow (B)$	Description			ts of register B to the
	(RPS3–RPS0) ← (A) (TPS3–TPS0) ← (A)		high-order reload regi tents of re	4 bits of p ister RPS, gister A to	rescaler and prescaler and transfers the con- the low-order 4 bits of caler reload register
TPU0A (Tr	ansfer data to register PU0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		<u> </u>
	16	1	1	_	-
Operation:	(PU0) ← (A)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conten	ts of register A to pull-
	ansfer data to register PU1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 0 <sub>2</sub> 2 2 E <sub>16</sub>	1	1	_	_
Operation:	(PU1) ← (A)	Grouping:	Input/Outp	ut operation	n
		Description	: Transfers up control		ts of register A to pull- J1.
TR1AB (Tr	ansfer data to register R1 from Accumulator and reg	ister B)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 1 1 1 1 <sub>2</sub> 2 3 F <sub>16</sub>	1	1	_	-
Operation:	(R17–R14) ← (B)	Grouping:	Timer ope	ration	
3 <b>-</b> 2-2-3	$(R13-R10) \leftarrow (A)$		: Transfers high-order ter R1, and	the conter 4 bits (R1 d the conte	nts of register B to the r–R14) of reload regisents of register A to the r–R10) of reload regis-

TDCA /Tro	mafer data to register DC from Assumulator				
	Insfer data to register RG from Accumulator)	Nivershau of	Niah an af	Flar CV	Olin anndition
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 0 0 1 2 2 0 9 16	1	1	_	-
Operation:	(RG) ← (A)	Grouping:	Clock cont	rol operation	on
					s of register A to regis-
TV1A (Trai	nsfer data to register V1 from Accumulator)	1			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 1 1 1 1 2 0 0 1 16	1	1	_	-
Operation:	(V1) ← (A)	Grouping:	Interrupt o	peration	
		Description	: Transfers t rupt contro		s of register A to inter- /1.
TV2A (Tran	nsfer data to register V2 from Accumulator)	Number of	Number of	Flag CY	Skip condition
code		words	cycles	riay CT	Skip condition
	0 0 0 0 1 1 1 1 1 0 <sub>2</sub> 0 3 E <sub>16</sub>	1	1	-	-
Operation:	(V2) ← (A)	Grouping:	Interrupt of	peration	
		Description	: Transfers t rupt contro		s of register A to inter- 2.
TW1A (Tra	nsfer data to register W1 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
0000	1 0 0 0 0 0 1 1 1 0 <sub>2</sub> 2 0 E <sub>16</sub>	1	1	-	-
Operation:	(W1) ← (A)	Grouping: Description		he content	s of register A to timer
			control reg	ister W1.	



<u> </u>	insfer data t	io regis	CI V	110	шА		iiuial	01)			N	Managha	Fla = OV	OL:- ""
Instruction code	D9 1 0 0	0 0	0	1 1	1	Do	2	0	F		Number of words	Number of cycles	Flag CY	Skip condition
		0 0	0	1   1	'	1	2		Г	16	1	1	_	-
Operation:	(W2) ← (A)										Grouping:	Timer ope	ration	
													the content	s of register A to time
TW3A (Tra	ansfer data	to regis	ster \	W3 fro	m A	ccur	nulat	or)						
Instruction code	D9 1 0 0			0 0		D <sub>0</sub>	2		0	16	Number of words	Number of cycles	Flag CY	Skip condition
							2			16	1	1	_	-
Operation:	(W3) ← (A)										Grouping:	Timer ope	ration	
											Description	: Transfers control reg		ts of register A to time
TW4A (Tra	ansfer data	to regis	ster \	W4 fro	m A	ccur	nulat	or)			Number of	Number of	Flag CY	Skip condition
code	1 0 0	0 0	1	0 0	0	1	2 2	1	1	16	words	cycles	- lag 01	
Operation:	(W4) ← (A)										Grouping:	Timer ope	rotion	
											Description	-	the conten	ts of register A to time
TYA (Trans	sfer data to	registe	er Y f	from A	ccui	mula	itor)							
Instruction	<b>D</b> 9	1 1				D <sub>0</sub>					Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0	0 0	0	1 1	0	0	2 0	0	С	16	1	1	_	-
Operation:	(Y) ← (A)										Grouping: Description		o register tr	ansfer s of register A to regis



WRST (Wa	atchdog timer ReSeT)				
Instruction code	D9 D0 1 0 1 0 0 0 0 0 2 A 0 46	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 0 1 0 0 0 0 0 2 2 7 0 16	1	1	-	(WDF1) = 1
Operation:	$(WDF1) = 1$ ? After skipping, $(WDF1) \leftarrow 0$	Grouping: Description	timer flag (0) to the (is "0," exe stops the (in time to the (	next instrument in mext instrument is mexted the watchdog to t	uction when watchdog ." After skipping, clears by When the WDF1 flag next instruction. Also imer function when ex- nstruction immediately uction.
XAM j (eX	change Accumulator and Memory data)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$	Grouping: Description	with the co OR operat ter X and t	nanging the ontents of ration is perf the value j	efer ne contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X.
	Xchange Accumulator and Memory data and Decrer			1 '	
Instruction code	D9 D0  1 0 1 1 1 1 j j j j 2 2 F j 16	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	$(A) \longleftrightarrow (M(DP))$	Grouping: Description	1 RAM to rec		(Y) = 15  fer e contents of M(DP)
	$(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$		with the co OR operation of the X and the Astronomy of the X and the Astronomy of the X are sultents of regist skipped.	ntents of r ion is perf he value j the result 1 from the t of subtra gister Y is When the	egister A, an exclusive ormed between regis- in the immediate field, in register X. contents of register Y. action, when the con- 15, the next instruction contents of register Y truction is executed.
XAMI j (ex	Schange Accumulator and Memory data and Increme	ent register			
Instruction	D9 D0  1 0 1 1 1 0 j j j j 2 E j 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	(Y) = 0
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) + 1$	Grouping: Description	with the co OR operat ter X and t and stores Adds 1 to t sult of ac register Y skipped. w	nanging the partents of retion is perfect the value just the result the content dittion, we have the content the c	sfer ne contents of M(DP) egister A, an exclusive formed between regisin the immediate field, in register X. Its of register Y. As a rehen the contents of e next instruction is contents of register Y is ction is executed.

**PRELIMINARY** 

#### **MACHINE INSTRUCTIONS (INDEX BY TYPES)**

MACI II	INE INS				140	' (''	10		ים			-9)					
Parameter						In	stru	ction	cod	e				umber of words	umber of cycles	Function	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>		ade otati	cimal on	Number words	Number of cycles	T difeden
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	E	1	1	$(A) \leftarrow (B)$
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	(A) ← (Y)
<u> </u>	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
transfe	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
er to 1	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$ (A2-A0) \leftarrow (DR2-DR0) $ $ (A3) \leftarrow 0 $
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	(A2–A0) ← (SP2–SP0) (A3) ← 0
	LXY x, y	1	1	<b>X</b> 3	<b>X</b> 2	X1	<b>X</b> 0	уз	<b>y</b> 2	y1	у0	3	х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
resses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
₩	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $
RAM to reç	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0  to  15
																	j - 0 to 10

**PRELIMINARY** 

Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of register B to register A.
_	_	Transfers the contents of register A to register B.
_	_	Transfers the contents of register Y to register A.
-	_	Transfers the contents of register A to register Y.
-	_	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	_	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	_	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	_	Transfers the contents of register D to the low-order 3 bits (A2-A0) of register A.
-	_	Transfers the contents of register Z to the low-order 2 bits (A <sub>1</sub> , A <sub>0</sub> ) of register A.
-	_	Transfers the contents of register X to register A.
_	_	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	_	Loads the value z in the immediate field to register Z.
(Y) = 0	_	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
_	_	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
_	_	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



Parameter		Instruction code			of	<del></del>											
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>		ade otat	cimal	Number o	Number of cycles	Function
)	LA n	0	0	0	1	1	1	n	n	n	n			n	1		(A) ← n n = 0 to 15
	ТАВР р	0	0	1	0	<b>p</b> 5	p4	р3	p2	p1	ро	0	8	p	1	3	$ (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \text{ (Note)} \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ \text{at (UPTF)} = 0 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ \text{at (UPTF)} = 1 \\ (DR2) \leftarrow (0) \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 $
ration	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithm	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0  to  3
Bito	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
son	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP))?
Comparison operation	SEA n	0	0	0	0	1	0	0 n	1 n	0 n	1 n		2	5 n	2	2	(A) = n? n = 0 to 15

Note: p is 0 to 31 for M34553M4/M4H. p is 0 to 63 for M34553M8/M8H/G8/G8H.



**PRELIMINARY** 

	T >-	
Skip condition	Carry flag CY	Datailed description
Continuous description	_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 9 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. UPTF = 1: Transfers bits 9, 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A.  The contents of carry flag CY remains unchanged.  Skips the next instruction when there is no overflow as the result of operation.  Executes the next instruction when there is overflow as the result of operation.
_	_	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	_	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	_	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	_	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



Parameter						In	stru	ction	cod	le		- / (	r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>	Hexadecimal notation	Number of words	Number of cycles	Function
	Ва	0	1	1	<b>a</b> 6	<b>a</b> 5	a4	аз	a2	a1	ao	1 8 a +a	1	1	(PCL) ← a6-a0
ration	BL p, a	0	0	1	1	1	p4	рз	p2	р1	po	0 E p +p	2		(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	p6	<b>p</b> 5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	a2	a1	ao	2 p a +p+a			
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0 1 0	2		(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	p6	p5	p4	0	0	рз	p2	p1	po	2 p p +p			
	ВМ а	0	1	0	<b>a</b> 6	<b>a</b> 5	a4	<b>a</b> 3	a2	a1	<b>a</b> 0	1 a a	1	1	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0 C p +p	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine		1	p6	p5	a6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	a2	a1	a <sub>0</sub>	2 p a +p+a			(PCL) ← a6–a0
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0 3 0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	p6	p5	p4	0	0	рз	p2	p1	po	2 p p +p			$(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0,A3-A0)$
	RTI	0	0	0	1	0	0	0	1	1	0	0 4 6	1	1	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0 4 4	1		(PC) ← (SK(SP)) (SP) ← (SP) − 1
Retui	RTS	0	0	0	1	0	0	0	1	0	1	0 4 5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1
												I			l

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	_	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
_	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



### **MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)**

												- ,				/	
Parameter						lr	nstru	ctior	coc	le					er of Is	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>		ade otat	cimal	Number words	Number of cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	l12 = 1 : (INT) = "H" ?
Interrupt operation																	I12 = 0 : (INT) = "L" ?
errup	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
<u> i</u>	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	E	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	(A) ← (I1)
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.

Skip condition	Carry flag CY	Datailed description
_	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction.  When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "H" However, I12 = 1	_	When I12 = 1: Skips the next instruction when the level of INT pin is "H." (I12: bit 2 of interrupt control register I1)
(INT) = "L" However, I12 = 0	_	When I12 = 0 : Skips the next instruction when the level of INT pin is "L."
-	_	Transfers the contents of interrupt control register V1 to register A.
_	_	Transfers the contents of register A to interrupt control register V1.
_	_	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	_	Transfers the contents of interrupt control register I1 to register A.
_	_	Transfers the contents of register A to interrupt control register I1.



## **MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)**

Parameter								ction							٠ , <sub>(0</sub>	± .	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D <sub>0</sub>		ade otati	cimal on	Number words	Number of cycles	Function
	TPAA	1	0	1	0	1	0	1	0	1	0		Α		1	1	(PA) ← (A)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	$(W1) \leftarrow (A)$
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	$(A) \leftarrow (W3)$
	TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	E	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$ \begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array} $
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$ \begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array} $
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
Timer operation	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
Tim	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
	Т2НАВ	1	0	1	0	0	1	0	1	0	0	2	9	4	1	1	(R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$
	T2R2L	1	0	1	0	0	1	0	1	0	1	2	9	5	1	1	(T27−T20) ← (R2L7−R2L0)
	TLCA	1	0	0	0	0	0	1	1	0	1	2	0	D	1	1	$(LC) \leftarrow (A)$ $(RLC) \leftarrow (A)$
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) $\leftarrow$ 0 V12 = 1: NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: NOP
	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) $\leftarrow$ 0 $V20 = 1$ : NOP



Skip condition	Carry flag CY	Datailed description
_	-	Transfers the contents of register A to timer control register PA.
_	-	Transfers the contents of timer control register W1 to register A.
_	-	Transfers the contents of register A to timer control register W1.
_	-	Transfers the contents of timer control register W2 to register A.
_	-	Transfers the contents of register A to timer control register W2.
_	-	Transfers the contents of timer control register W3 to register A.
_	-	Transfers the contents of register A to timer control register W3.
_	-	Transfers the contents of timer control register W4 to register A.
_	-	Transfers the contents of register A to timer control register W4.
-	-	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
_	_	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2L, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R2H, and transfers the contents of register A to the low-order 4 bits of timer 2 reload register R2H.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
-	-	Transfers the contents of timer 2 reload register R2L to timer 2.
-	_	Transfers the contents of register A to timer LC and timer LC reload register RLC.
V12 = 0: (T1F) = 1	_	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	-	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	_	Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is "0" and the contents of T3F flag is "1." After skipping, clears (0) to T3F flag.



Parameter						In	stru	ction	cod	le					er of Is	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>		ade otati	cimal on	Number o	Number of cycles	Function
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A) ← (P2)
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P2) ← (A)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 7
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$ (D(Y)) \leftarrow 1 $ $ (Y) = 0 \text{ to } 7 $
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ? (Y) = 0 to 7
uo		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(1) = 0 to 7
nput/Output operation	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	(C) ← 0
out op	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	(C) ← 1
/Outp	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
Input	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	E	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	E	1	1	(PU1) ← (A)
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)

Skip condition	Carry flag CY	Datailed description
-	_	Transfers the input of port P0 to register A.
-	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
_	_	Outputs the contents of register A to port P1.
_	_	Transfers the input of port P2 to register A.
-	_	Outputs the contents of register A to port P2.
_	_	Sets (1) to all port D.
-	_	Clears (0) to a bit of port D specified by register Y.
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
_	_	Clears (0) to port C.
_	_	Sets (1) to port C.
_	_	Transfers the contents of pull-up control register PU0 to register A.
-	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of pull-up control register PU1 to register A.
-	_	Transfers the contents of register A to pull-up control register PU1.
-	_	Transfers the contents of key-on wakeup control register K0 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K0.
-	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K1.
-	_	Transfers the contents of key-on wakeup control register K2 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K2.
-	_	Transferts the contents of register A to port output format control register FR0.
_	_	Transferts the contents of register A to port output format control register FR1.
_	_	Transferts the contents of register A to port output format control register FR2.



## **MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)**

Parameter						In	stru	ctior	cod	le					er of	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>		ade otat	cimal ion	Number words	Number of cycles	Function
	TAL1	1	0	0	1	0	0	1	0	1	0	2	4	Α	1	1	(A) ← (L1)
_	TL1A	1	0	0	0	0	0	1	0	1	0	2	0	Α	1	1	(L1) ← (A)
ratio	TL2A	1	0	0	0	0	0	1	0	1	1	2	0	В	1	1	(L2) ← (A)
LCD operation	TL3A	1	0	0	0	0	0	1	1	0	0	2	0	С	1	1	(L3) ← (A)
5	TC1A	1	0	1	0	1	0	1	0	0	0	2	Α	8	1	1	(C1) ← (A)
	TC2A	1	0	1	0	1	0	1	0	0	1	2	Α	9	1	1	(C2) ← (A)
L C	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
Clock operation	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
) 상 ob	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$
S S	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	$(RG) \leftarrow (A)$
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to clock operating mode
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	Transition to RAM back-up mode
	EPOF	0	0	^	1	0	1	4	0	4	1		5	В	1	1	POF, POF2 instructions valid
			•	0	-	0		1	0	1		0					
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0
ner op	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
ð	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset
	RUPT	0	0	0	1	0	1	1	0	0	0	0	5	8	1	1	(UPTF) ← 0
	SUPT	0	0	0	1	0	1	1	0	0	1	0	5	9	1	1	(UPTF) ← 1
	SVDE	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	At power down mode, voltage drop detection circuit valid

Note: SVDE instruction can be used only in H version.



Skip condition	Carry flag CY	Datailed description
_	-	Transfers the contents of LCD control register L1 to register A.
-	_	Transfers the contents of register A to LCD control register L1.
-	_	Transfers the contents of register A to LCD control register L2.
_	-	Transfers the contents of register A to LCD control register L3.
_	-	Transfers the contents of register A to LCD control register C1.
-	_	Transfers the contents of register A to LCD control register C2.
_	-	Selects the RC oscillation circuit for main clock, stops the on-chip oscillator (internal oscillator).
_	-	Transfers the contents of clock control regiser MR to register A.
_	-	Transfers the contents of register A to clock control register MR.
_	-	Transfers the contents of register A to clock control register RG.
-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
_	-	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction.
-	-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.
-	_	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1".  After skipping, the P flag remains unchanged.
(WDF1) = 1	-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
_	-	Stops the watchdog timer function by the WRST instruction.
_	-	System reset occurs.
_	-	Clears (0) to the high-order bit reference enable flag UPTF.
_	-	Sets (1) to the high-order bit reference enable flag UPTF.
_	_	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode).



### INSTRUCTION CODE TABLE

11431	NUC	HON	COL	JE IA	IDLE														
1	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	
D3-D0	Hex.	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	-	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48*	BML	BML	BL	BL	ВМ	В
0001	1	SRST	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49*	BML	BML	BL	BL	ВМ	В
0010	2	POF	-	SZB 2	-	_	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50*	BML	BML	BL	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	-	_	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51*	BML	BML	BL	BL	вм	В
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52*	BML	BML	BL	BL	ВМ	В
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53*	BML	BML	BL	BL	ВМ	В
0110	6	RC	1	SEAM	-	RTI	_	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54*	BML	BML	BL	BL	вм	В
0111	7	sc	DEY	_	-	_	_	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55*	BML	BML	BL	BL	вм	В
1000	8	POF2	AND	_	SNZ0	LZ 0	RUPT	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56*	BML	BML	BL	BL	вм	В
1001	9	_	OR	TDA	-	LZ 1	SUPT	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57*	BML	BML	BL	BL	ВМ	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58*	BML	BML	BL	BL	вм	В
1011	В	AMC	-	_	_	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59*	BML	BML	BL	BL	вм	В
1100	С	TYA	СМА	_	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60*	BML	BML	BL	BL	вм	В
1101	D	_	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61*	BML	BML	BL	BL	вм	В
1110	Е	ТВА	TAB	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62*	BML	BML	BL	BL	вм	В
1111	F	_	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63*	BML	BML	BL	BL	вм	В

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1p	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

• \* cannot be used in the M3455xM4/M4H.



### **INSTRUCTION CODE TABLE (continued)**

1121	RUC	HON	COL		ABLE	(con	tinue	ea)										_
1	D9-D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	-	TW3A	OP0A	T1AB	-	ı	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	-	TW4A	OP1A	T2AB	-	ı	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	-	_	OP2A	-	-	TAMR	IAP2	_	SNZT3	-	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	_	_	-	-	TAI1	_	_	_	SVDE**	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	_	TK1A	_	_	_	-	_	_	_	T2HAB	_	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	_	TK2A	_	TPSAB	_	1	_	TABPS	_	T2R2L	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	_	TMRA	-	_	_	TAK0	_	_	_	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	_	_ '	TAPU0	_	_	_	_	_	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	_	TFR0A	-	-	-	_	_	_	-	TC1A	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	_	TFR1A	_	_	TAK1	_	_	_	_	TC2A	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	TL1A	_	TFR2A	_	TAL1	TAK2	_	_	_	_	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	TL2A	TK0A	_	_	TAW1	-	_	_	_	CRCK	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	TL3A	_	_	-	TAW2	1	_	_	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	TLCA	-	TPU0A	-	TAW3	1	_	_	SCP	-	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	-	TPU1A	_	TAW4	TAPU1	_	_	-	-	-	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	_	TR1AB	_	_	_	_	_	-	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1р	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

• \*\* can be used only in the M3455xM4H/M8H/G8H.



### **ELECTRICAL CHARACTERISTICS**

### (1) Mask ROM version

### **ABSOLUTE MAXIMUM RATINGS (Mask ROM version)**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage P0, P1, P2, D0-D5, RESET, INT, XIN, XCIN		-0.3 to VDD+0.3	V
Vı	Input voltage CNTR		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0-D7, RESET, CNTR	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage C, Xout, Xcout		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0-SEG28, COM0-COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



### **RECOMMENDED OPERATING CONDITIONS 1**

(Mask ROM version:  $Ta = -20 \, ^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ , VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condi	tions		Limits		Uni
Symbol	Parameter	Condi	tions	Min.	Тур.	Max.	Un
VDD	Supply voltage	f(STCK) ≤ 6 MHz		4		5.5	V
	(when ceramic resonator is used)	f(STCK) ≤ 4.4 MHz		2.7		5.5	1
		f(STCK) ≤ 2.2 MHz		2		5.5	1
		f(STCK) ≤ 1.1 MHz		1.8		5.5	1
VDD	Supply voltage	,		1.8		5.5	V
	(when quartz-crystal/on-chip						
	oscillation is used)						
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(when RC oscillation is used)	,					
VRAM	RAM back-up voltage	at RAM back-up mode		1.6			V
Vss	Supply voltage				0		V
VLC3	LCD power supply (Note 1)					VDD	V
VIH	"H" level input voltage	P0, P1, P2, D0–D5		1.8 0.8VDD		VDD	V
		XIN, XCIN		0.7VDD		VDD	1
		RESET	0.85VDD		VDD	-	
		INT		0.85VDD		VDD	
		CNTR		0.8Vpd		VDD	1
VIL	"L" level input voltage	P0, P1, P2, D0–D5		0		0.2VDD	V
V.L	2 level input voltage	XIN, XCIN		0		0.3VDD	1
		RESET		0		0.3VDD	1
		INT		0		0.15VDD	1
		CNTR			0 0.15VDD	-	
Iон(peak)	"H" level peak output current	P0, P1, P2, D0–D5	VDD = 5 V			-20	m/
юн(реак)	Ti level peak output cullent	1 0, 1 1, 1 2, 50-53	VDD = 3 V			-10	1
		С	VDD = 5 V			-30	-
		CNTR	VDD = 3 V			-15	1
Iон(avg)	"H" level average output current	P0, P1, P2, D0–D5	VDD = 5 V			-10	mA
ion(avg)	(Note 2)	FU, F1, F2, D0-D5	VDD = 3 V			<u>-5</u>	- ""
	(Note 2)	С	VDD = 5 V			-20	-
		CNTR	VDD = 3 V			-10	-
lou (pook)	"L" level peak output current	P0, P1, P2, D0–D7, C	VDD = 5 V			24	mA
IOL(peak)	L level peak output current	CNTR	VDD = 3 V			12	-   ''''
		RESET	VDD = 5 V			10	-
		RESET	VDD = 3 V			4	1
loL(avg)	"I " lovel average output current	P0, P1, P2, D0–D7, C	VDD = 5 V			15	mA
ioc(avg)	"L" level average output current		VDD = 3 V			7	- ''''
	(Note 2)	CNTR	VDD = 3 V VDD = 5 V			5	-
		RESET	VDD = 5 V VDD = 3 V				+
Elou()	(I I I I I I I I I I I I I I I I I I I	DO D4 D0 D- D- 0 0				2	<u></u>
ΣIOH(avg)	"H" level total average current	P0, P1, P2, D0–D5, C, C				-40	mA
ΣloL(avg)	"L" level total average current	P0, P1, P2, D0–D5, C, C	MIK			60	_ mA
		D6, D7, RESET				60	

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3

At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3

2: The average output current is the average value during 100 ms.




### **RECOMMENDED OPERATING CONDITIONS 2**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Co	nditions		Limits		Unit
Cymbol	i diametei		nullions .	Min.	Тур.	Max.	01111
f(XIN)	Oscillation frequency	Through mode	VDD = 4  to  5.5  V			6	MHz
	(with a ceramic resonator)		VDD = 2.7  to  5.5  V			4.4	
			VDD = 2  to  5.5  V			2.2	
			VDD = 1.8 to 5.5 V			1.1	
		Frequency/2 mode	VDD = 2.7 to 5.5 V			6	1
			VDD = 2  to  5.5  V			4.4	]
			VDD = 1.8 to 5.5 V			2.2	
		Frequency/4 mode	VDD = 2 to 5.5 V			6	]
			VDD = 1.8 to 5.5 V			4.4	]
		Frequency/8 mode	VDD = 1.8 to 5.5 V			6	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V				4.4	MHz
	(at RC oscillation) (Note)						
f(XIN)			4.8	MHz			
	(with a ceramic resonator selected,		VDD = 2.7  to  5.5  V			3.2	]
	external clock input)		VDD = 2 to 5.5 V			1.6	
			VDD = 1.8 to 5.5 V			0.8	]
		Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
			VDD = 2 to 5.5 V			3.2	
			VDD = 1.8 to 5.5 V			1.6	1
		Frequency/4 mode	VDD = 2 to 5.5 V			4.8	1
			VDD = 1.8 to 5.5 V			3.2	]
		Frequency/8 mode	VDD = 1.8 to 5.5 V			4.8	]
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal oscillator	•			50	kHz
f(CNTR)	Timer external input frequency	CNTR				f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR		3/f(STCK)			S
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	$VDD = 0 \rightarrow 1.8 \text{ V}$				100	μs
	valid supply voltage rising time			<u> </u>		<u> </u>	

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





System clock (STCK) operating condition map (Mask ROM version)

### **ELECTRICAL CHARACTERISTICS 1**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Te	est conditions		Limits		Unit
				Min.	Тур.	Max.	
Vон	"H" level output voltage	VDD = 5 V	IOH = -10 mA	3			V
	P0, P1, P2, D0–D5		Iон = −3 mA	4.1			
		VDD = 3 V	IOH = −5 mA	2.1			
			IOH = −1 mA	2.4			
Voh	"H" level output voltage	VDD = 5 V	IOH = -20 mA	3			V
	C, CNTR		Iон = −6 mA	4.1			
		VDD = 3 V	IOH = −10 mA	2.1			
			IOH = -3 mA	2.4			
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V
	P0, P1, P2, D0–D7, C, CNTR		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
VOL	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V
	RESET		IOL = 1 mA			0.6	
		VDD = 3 V	IOL = 2 mA			0.9	
lін	"H" level input current	VI = VDD				2	μΑ
	P0, P1, P2, D0-D5, XIN, XCIN, RESET						
	CNTR, INT						
lıL	"L" level input current	VI = 0 V P0, P1 No	pull-up			-2	μΑ
	P0, P1, P2, D0-D5, XIN, XCIN, RESET						
	CNTR, INT						
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ
	P0, P1, RESET		VDD = 3 V	50	120	250	
VT+-VT-	Hysteresis RESET	VDD = 5 V			1		V
		VDD = 3 V			0.4		
VT+-VT-	Hysteresis INT	VDD = 5 V			0.6		V
		VDD = 3 V			0.3		
VT+-VT-	Hysteresis CNTR	VDD = 5 V			0.2		V
		VDD = 3 V			0.2		
f(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	kHz
		VDD = 3 V		100	250	400	
$\Delta f(XIN)$	Frequency error	$VDD = 5 V \pm 10 \%$	Ta = 25 °C			±17	%
	(with RC oscillation,						
	error of external R, C not included)	$VDD = 3 V \pm 10 \%,$	Ta = 25 °C			±17	
	(Note 1)						
RCOM	COM output impedance	VDD = 5 V			1.5	7.5	kΩ
	(Note 2)	VDD = 3 V			2	10	
RSEG	SEG output impedance	VDD = 5 V			1.5	7.5	kΩ
	(Note 2)	VDD = 3 V			2	10	
RVLC	Internal resistor for LCD power supply	When dividing resis	stor 2r X 3 selected	300	480	960	kΩ
		When dividing resistor 2r X 2 selected			320	640	
		When dividing resis	stor r X 3 selected	150	240	480	
		When dividing resis	stor r X 2 selected	100	160	320	

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).



<sup>2:</sup> The impedance state is the resistor value of the output voltage.

at VLC3 level output: VO = 0.8 VLC3

at VLC2 level output: VO = 0.8 VLC2

at VLC1 level output: Vo = 0.2 VLC2 + VLC1

at Vss level output: Vo = 0.2 Vss

### **ELECTRICAL CHARACTERISTICS 2**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Test	conditions		Limits		Unit
Cymbol		1 didilicioi	1630	Conditions	Min.	Тур.	Max.	Offic
IDD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.2	2.4	mA
		(with a ceramic resonator)	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.3	2.6	
			f(RING) = stop	f(STCK) = f(XIN)/2		1.6	3.2	
			f(XCIN) = stop	f(STCK) = f(XIN)		2.2	4.4	
			VDD = 5 V	f(STCK) = f(XIN)/8		0.9	1.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1	2	
			f(RING) = stop	f(STCK) = f(XIN)/2		1.2	2.4	
			f(XCIN) = stop	f(STCK) = f(XIN)		1.6	3.2	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.3	0.6	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.4	0.8	
			f(RING) = stop	f(STCK) = f(XIN)/2		0.5	1.0	
			f(XCIN) = stop	f(STCK) = f(XIN)		0.7	1.4	1
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μΑ
		(with an on-chip oscillator)	f(XIN) = stop	f(STCK) = f(RING)/4		60	120	
			f(RING) = active	f(STCK) = f(RING)/2		80	160	
			f(XCIN) = stop	f(STCK) = f(RING)		120	240	
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μΑ
			f(XIN) = stop	f(STCK) = f(RING)/4		13	26	
			f(RING) = active	f(STCK) = f(RING)/2		19	38	1
			f(XCIN) = stop	f(STCK) = f(RING)		31	62	
		at active mode	VDD = 5 V	f(STCK) = f(XCIN)/8		7	14	μΑ
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XCIN)/4		8	16	
		oscillator)	f(RING) = stop	f(STCK) = f(XCIN)/2		10	20	
		,	f(XCIN) = 32 kHz	f(STCK) = f(XCIN)		14	28	
			VDD = 3 V	f(STCK) = f(XCIN)/8		5	10	μΑ
			f(XIN) = stop	f(STCK) = f(XCIN)/4		6	12	
			f(RING) = stop	f(STCK) = f(XCIN)/2		7	14	1
			f(XCIN) = 32 kHz	f(STCK) = f(XCIN)		8	16	1
		at clock operation mode	f(XCIN) = 32 kHz	VDD = 5 V		6	12	μΑ
		(POF instruction execution)		VDD = 3 V		5	10	1
		at RAM back-up mode	Ta = 25 °C	·		0.1	2	μΑ
		(POF2 instruction execution)	VDD = 5 V			10		
			VDD = 3 V				6	1



### **VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS**

(Mask ROM version: Ta = -20 °C to 85 °C, unless otherwise noted)

Cymbol	Parameter	Test conditions		Limits		- Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	- Onii
Vrst-	Detection voltage	Ta = 25 °C	1.6	1.8	2	V
	(reset occurs) (Note 2)	Ta = -20 to 0 °C	1.7		2.3	
		Ta = 0 to 50 °C	1.4		2.2	1
		Ta = 50 to 85 °C	1.2		1.9	1
VRST+	Detection voltage	Ta = 25 °C	1.7	1.9	2.1	V
	(reset release) (Note 3)	Ta = -20 to 0 °C	1.8		2.4	
		Ta = 0 to 50 °C	1.5		2.3	
		Ta = 50 to 85 °C	1.3		2	
VRST+-	Detection voltage hysteresis			0.1		V
VRST-						
IRST	Operation current (Note 4)	VDD = 5 V		50	100	μΑ
		VDD = 3 V		30	60	1
TRST	Detection time (Note 5)	$VDD \rightarrow (VRST^ 0.1 V)$		0.2	1.2	ms

Notes 1: The voltage drop detection circuit is equipped with only the H version.



<sup>2:</sup> The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

<sup>3:</sup> The detection voltage (VRST\*) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

<sup>4:</sup> In the H version, IRST is added to IDD (power current).

<sup>5:</sup> The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST-0.1 V].

<sup>6:</sup> The detection voltages (VRST+, VRST-) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.

# (2) One Time PROM version

# ABSOLUTE MAXIMUM RATINGS (One Time PROM version)

	•	•		
Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage		-0.3 to 4.0	V
Vı	Input voltage P0, P1, P2, D0–D5, RESET, INT, XIN, XCIN		-0.3 to VDD+0.3	V
Vı	Input voltage CNTR		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0-D7, RESET, CNTR	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage C, Xout, Xcout		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0-SEG28, COM0-COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



### **RECOMMENDED OPERATING CONDITIONS 1**

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Cumala al	Danamatan	0	1:4:		Limits		Unit
Symbol	Parameter	Cond	ditions	Min.	Тур.	Max.	Uni
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		3.6	V
	(when ceramic resonator is used)	f(STCK) ≤ 2.2 MHz		2		3.6	1
		f(STCK) ≤ 1.1 MHz		1.8		3.6	1
VDD	Supply voltage			1.8		3.6	V
	(when quartz-crystal/on-chip						
	oscillation is used)						
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		3.6	V
	(when RC oscillation is used)						
VRAM	RAM back-up voltage	at RAM back-up mode		1.6			V
Vss	Supply voltage				0		V
VLC3	LCD power supply (Note 1)			1.8		VDD	V
VIH	"H" level input voltage	P0, P1, P2, D0-D5		0.8VDD		VDD	V
		XIN, XCIN		0.7Vdd		VDD	1
		RESET		0.85VDD		VDD	
		INT		0.85VDD		VDD	
		CNTR		0.8VDD		VDD	
VIL	"L" level input voltage	P0, P1, P2, D0-D5		0		0.2VDD	V
		XIN, XCIN RESET INT		0		0.3Vdd	_ - -
				0		0.3Vdd	
				0		0.15VDD	
		CNTR		0		0.15VDD	
Іон(peak)	"H" level peak output current	P0, P1, P2, D0-D5	VDD = 3 V			-10	mA
		C, CNTR	VDD = 3 V			-15	1
Iон(avg)	"H" level average output current	P0, P1, P2, D0-D5	VDD = 3 V			-5	mA
	(Note 2)	C, CNTR	VDD = 3 V			-10	
IoL(peak)	"L" level peak output current	P0, P1, P2, D0-D7,	VDD = 3 V			12	mA
		C, CNTR					
		RESET	VDD = 3 V			4	
loL(avg)	"L" level average output current	P0, P1, P2, D0-D7,	VDD = 3 V			7	mA
	(Note 2)	C, CNTR					
		RESET	VDD = 3 V			2	
ΣIOH(avg)	"H" level total average current	P0, P1, P2, D0–D5, C,	CNTR			-40	mA
ΣloL(avg)	"L" level total average current	P0, P1, P2, D0-D5, C,	CNTR			60	mA
		D6, D7, RESET				60	1

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3

At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3



<sup>2:</sup> The average output current is the average value during 100 ms.


### **RECOMMENDED OPERATING CONDITIONS 2**

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Symbol	Parameter		onditions		Limits			Unit
Cymbol	rarameter		- Conditions		Min.	Тур.	Max.	Oili
f(XIN)	Oscillation frequency	Through mode	VDD = 1	2.7 to 3.6 V			4.4	MHz
	(with a ceramic resonator)		VDD = 1	2 to 3.6 V			2.2	
			VDD =	1.8 to 3.6 V			1.1	
		Frequency/2 mode	VDD = 3	2.7 to 3.6 V			6	
			VDD =	2 to 3.6 V			4.4	
			VDD =	1.8 to 3.6 V			2.2	
		Frequency/4 mode	VDD =	2 to 3.6 V			6	
			VDD =	1.8 to 3.6 V			4.4	
		Frequency/8 mode	VDD =	1.8 to 3.6 V			6	
f(XIN)	Oscillation frequency	VDD = 2.7 to 3.6 V					4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Through mode	VDD = 1	2.7 to 3.6 V			3.2	MHz
	(with a ceramic resonator selected,		VDD =	2 to 3.6 V			1.6	
	external clock input)		VDD =	1.8 to 3.6 V			0.8	
		Frequency/2 mode	VDD = 1	2.7 to 3.6 V			4.8	
			VDD =	2 to 3.6 V			3.2	1
			VDD =	1.8 to 3.6 V			1.6	
		Frequency/4 mode	VDD =	2 to 3.6 V			4.8	
			VDD =	1.8 to 3.6 V			3.2	
		Frequency/8 mode	VDD =	1.8 to 3.6 V			4.8	
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal oscillator	•				50	kHz
f(CNTR)	Timer external input frequency	CNTR				f(STCK)/6	Hz	
tw(CNTR)	Timer external input period	CNTR			3/f(STCK)			s
	("H" and "L" pulse width)				, ,			
TPON	Power-on reset circuit	$VDD = 0 \rightarrow 1.8 \text{ V}$					100	μs
	valid supply voltage rising time							

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





System clock (STCK) operating condition map (One Time PROM version)



### **ELECTRICAL CHARACTERISTICS**

(One Time PROM version:  $Ta = -20 \, ^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ , VDD = 1.8 to 3.6 V, unless otherwise noted)

Symbol		Parameter	Test co	nditions		Limits		Uni
Cymbol		T didinotor		Tidition 6	Min.	Тур.	Max.	0
Vон	"H" level output	voltage	VDD = 3 V	IOH = -5  mA	2.1			V
	P0, P1, P2, D0-	-D5		IOH = −1 mA	2.4			
Vон	"H" level output	voltage	VDD = 3 V	IOH = −10 mA	2.1			١
	C, CNTR			IOH = −3 mA	2.4			
Vol	"L" level output	voltage	VDD = 3 V	IOL = 9 mA			1.4	١
	P0, P1, P2, D0-	-D7, C, CNTR		IOL = 3 mA			0.9	
Vol	"L" level output	voltage	VDD = 3 V	IOL = 2 mA			0.9	\
	RESET							
lін	"H" level input of	current	VI = VDD				2	μ
	P0, P1, P2, D0-	-D <sub>5</sub> , XIN, XCIN, RESET						
	CNTR, INT							
lıL	"L" level input c	urrent	VI = 0 V P0, P1 No pull-	up			-2	μ
	P0, P1, P2, D0-	-D <sub>5</sub> , XIN, XCIN, RESET						
	CNTR, INT							
Rpu	Pull-up resistor	value	VI = 0 V		50	120	250	k!
	P0, P1, RESET		VDD = 3 V					
VT+ - VT-	Hysteresis RES	ET	VDD = 3 V			0.4		\
VT+ - VT-	Hysteresis INT		VDD = 3 V		0.4 0.3 0.2			
VT+ - VT-	Hysteresis CNT	R	VDD = 3 V			0.2		١
f(RING)	On-chip oscillat	or clock frequency	VDD = 3 V			250	400	kŀ
Δf(XIN)	Frequency erro	r	VDD = 3 V ± 10 %, Ta =	25 °C			±17	9
	(with RC oscilla	ition,						
	error of externa	IR, C not included)						
	(Note 1)	,						
RCOM	COM output im	pedance (Note 2)	VDD = 3 V			2	10	k!
RSEG	SEG output imp	pedance (Note 2)	VDD = 3 V			2	10	k!
RVLC	Internal resistor	for LCD power supply	When dividing resistor 2r X 3 selected When dividing resistor 2r X 2 selected		300	480	960	k!
		,			200	320	640	1
			When dividing resistor r	X 3 selected	150	240	480	
			When dividing resistor r		100	160	320	1
IDD	Supply current	at active mode	VDD = 3 V	f(STCK) = f(XIN)/8		0.3	0.6	m
	,	(with a ceramic resonator)	f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.4	0.8	ĺ
		(	f(RING) = stop	f(STCK) = f(XIN)/2		0.6	1.2	1
			f(XCIN) = stop	f(STCK) = f(XIN)		0.9	1.8	1
		at active mode	VDD = 3 V	f(STCK) = f(RING)/8		12	24	μ
		(with an on-chip oscillator)	f(XIN) = stop	f(STCK) = f(RING)/4		17	34	1
			f(RING) = active	f(STCK) = f(RING)/2		27	54	1
			f(XCIN) = stop	f(STCK) = f(RING)		48	96	1
		at active mode	VDD = 3 V	f(STCK) = f(Xcin)/8		5	10	μ
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XCIN)/4		6	12	1 .
		oscillator)	f(RING) = stop	f(STCK) = f(XCIN)/2		7	14	1
		,	f(XCIN) = 32 kHz	f(STCK) = f(XCIN)		9	18	1
		at clock operation mode	VDD = 3 V	1, , , , , , , , , , , , , , , , , , ,		5	10	μ
		(POF instruction execution)	f(XCIN) = 32 kHz					"
		at RAM back-up mode	Ta = 25 °C			0.1	2	μ
		at it till back up illouc						

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).



<sup>2:</sup> The impedance state is the resistor value of the output voltage.

at VLC3 level output: VO = 0.8 VLC3

at VLC2 level output: VO = 0.8 VLC2

at VLC1 level output: Vo = 0.2 VLC2 + VLC1

at Vss level output: Vo = 0.2 Vss

# VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS


(One Time PROM version: Ta = -20 °C to 85 °C, unless otherwise noted)

Cumbal	Parameter	Test conditions		Limits		- Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	- Onit
VRST <sup>-</sup>	Detection voltage	Ta = 25 °C	1.6	1.8	2	V
	(reset occurs) (Note 2)	Ta = -20 to 0 °C	1.7		2.3	
		Ta = 0 to 50 °C	1.4		2.2	
		Ta = 50 to 85 °C	1.2		1.9	
VRST+	Detection voltage	Ta = 25 °C	1.7	1.9	2.1	V
	(reset release) (Note 3)	Ta = -20 to 0 °C	1.8		2.4	
		Ta = 0 to 50 °C	1.5		2.3	]
		Ta = 50 to 85 °C	1.3		2	
VRST+-	Detection voltage hysteresis			0.1		V
VRST <sup>-</sup>						
IRST	Operation current (Note 4)	VDD = 3 V		30	60	μΑ
TRST	Detection time (Note 5)	$VDD \rightarrow (VRST^ 0.1 V)$		0.2	1.2	ms

Notes 1: The voltage drop detection circuit is equipped with only the H version.

- 2: The detection voltage (VRST<sup>-</sup>) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
- 3: The detection voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
- 4: In the H version, IRST is added to IDD (power current).
- 5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST 0.1 V].
- 6: The detection voltages (VRST+, VRST-) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.





# Some parametric limits are subject to change

#### **BUILT-IN PROM VERSION**

In addition to the mask ROM versions, the 4553 Group has the One Time PROM versions whose PROMs can only be written to

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 19 shows the product of built-in PROM version. Figure 54 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 19 Product of built-in PROM version

Part number	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34553G8FP	8192 words	288 words	48P6Q-A	One Time PROM [shipped in blank]
M34553G8HFP				

#### (1) PROM mode

The 4553 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by muddog entry after powering on the VDD pin. In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

### (2) Notes on handling

①For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 56 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

### (3) Difference between Mask ROM version and One Time PROM version

Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, builtin ROM, and a layout pattern.

- a characteristic value
- · a margin of operation
- the amount of noise-proof
- · noise radiation, etc.,

Accordingly, be careful of them when swithcing.




Fig. 56 Flow of writing and test of the product shipped in blank




Fig. 57 Pin configuration of built-in PROM version


#### **ROM CODE ACCESS PROTECTION**

We would like to support a simple ROM code protection function that prevents a party other than the ROM-code owner to read and reprogram the built-in PROM code of the MCU.

First, Programmers must check the ID-code of the MCU.

If the ID-code is not blank, Programmer verifies it with the input ID-code. When the ID-codes do not match, Programmer will reject all further operations.


The MCU has each 10 bits of dedicated ROM spaces in address 009016 to 009616, as an ID-code (referred to as "the ID-code") enabling a Programmer to verify with the input ID-code and validate further operations.



### **PACKAGE OUTLINE**

### 48P6Q-A Recommended

### Plastic 48pin 7×7mm body LQFP



# **REVISION HISTORY**

# 4553 Group Data Sheet

Rev.	Date		Description		
		Page	Summary		
1.00	Jul. 23, 2003	_	First edition issued		
1.01	Sep. 17, 2003	50	Voltage drop detection circuit (only in H version) revised.		
		51	Table 15 revised.		
			Timer functions, Timer control registers, Port level, and Notes 6 and 7)		
		61	19 Voltage drop detection circuit (only in H version) revised.		
		128	Fig.57 revised.		
2.00	Feb. 24, 2004	1	FEATURES:		
			• Minimum instruction execution time: time for One Time PROM version added.		
			<ul> <li>Supply voltage of One Time PROM version revised.</li> </ul>		
		4	PERFORMANCE OVERVIEW:		
			Minimum instruction execution time: time for One Time PROM version added.		
			Supply voltage of One Time PROM version revised.		
			Power dissipation: Values only for Mask ROM version are listed.		
		29	Table 9: Timer 3; Count source and Use of output signal revised.		
		48	(1) Power-on reset : "(only for H version)" eliminated.		
			Description revised.		
			Fig.37: "(only for H version)" added to Voltage drop detection circuit.		
		50	Fig.40: Note revised.		
		58	ROM ORDERING METHOD revised.		
		61	Note on (18) Power-on reset : revised.		
		120 to 132	ELECTRICAL CHARACTERISTICS revised.		
			The table is separated to Mask ROM version and One Time PROM version.		
			Supply voltage and supply current revised mainly.		
			Note 6 is added to VOLTAGE DTOP DETECTION CIRCUIT CHARACTERISTICS.		
3.00	Jul. 09, 2004	All pages	Words standardized: On-chip oscillator		
		5	Description of RESET pin revised.		
		31	Fig.23: Note added.		
		39	Some description revised.		
		40	Fig.28: "DI" instruction added.		
		46	(5) LCD power supply circuit		
			■ Internal dividing resistor revised.		
			Fig.34 d): "VLC3, VLC2, VLC1" added.		
		47	Fig.35, Fig.36: Count revised.		
		49	Fig.38: State of quartz-crystal oscillator added.		
		61	Note on Power Source Voltage added.		
		128	RECOMMENDED OPERATING CONDITIONS 1		
			VDD (RC oscillation)		
			Max.: 3.6		

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system tha

- use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### **RENESAS SALES OFFICES**

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

**Renesas Technology Taiwan Co., Ltd.** FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Tot. 3005 0210 0200, Tax. 3005 0210 0001