

2M x 8 Static RAM

Features

- · High speed
 - $-t_{AA} = 8, 10, 12 \text{ ns}$
- · Low active power
 - -1080 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE1 and CE2 features

Functional Description


The CY7C1069AV33 is a high-performance CMOS Static RAM organized as 2,097,152 words by 8 bits. Writing to the

device is accomplished by enabling the <u>chip</u> (by taking \overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (WE) inputs LOW.

Reading from the device is accomplished by enabling the chip $(\overline{CE}_1 \text{ LOW})$ and $(\overline{CE}_2 \text{ HIGH})$ as well as forcing the Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH or CE_2 LOW), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or during a Write operation ($\overline{\text{CE}}_1$ LOW, CE_2 HIGH, and $\overline{\text{WE}}$ LOW).

The CY7C1069AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-ball fine-pitch ball grid array (FBGA) package.



Selection Guide

		-8	-10	-12	Unit
Maximum Access Time		8	10	12	ns
Maximum Operating Current	Commercial	300	275	260	mA
	Industrial	300	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	50	mA

Pin Configurations

48-ball FBGA

	1	2	(Top 3	View) 4	5	6	
	NC	(OE)	(A ₀)	A ₁	(A ₂)	CE2	А
	NC	NC	(A ₃)	(A ₄)	CE1)	NC	В
	(I/Q)	NC	(A_5)	(A ₆)	NC	I/Q ₄	С
	(v_{SS})	(I/O_1)	(A17)	Ay	(I/O ₅)	(v_{cc})	D
	Vcc	(I/Q ₂)	A ₁₈	A ₁₆	(I/Q ₆)	V _{SS}	Е
	(I/Q ₃)	NC	(A ₁₄)	A ₁₅	NC	(I/O ₇)	F
	NC	DNU	(A ₁₂)	A ₁₃	WE	NC	G
	A ₁ 9	(Ag)	(Ag)	(A ₁₀)	(A ₁ 1)	A20	Н
ı	_	_			_		



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied55°C to +125°C

Supply Voltage on V_{CC} to Relative $GND^{[1]}$ -0.5V to +4.6V

Operating Range	
Current into Outputs (LOW)	20 mA
DC Input Voltage ^[1]	–0.5V to V _{CC} + 0.5V

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	$3.3V \pm 0.3V$
Industrial	-40°C to +85°C	

	-8		-8	-10		-12				
Parameter	Description	Test Condit	tions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	V
V_{IL}	Input LOW Voltage[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Disabled} \end{array}$	Output	-1	+1	-1	+1	-1	+1	μΑ
I _{CC}	V _{CC} Operating	$V_{CC} = Max., f = f_{MAX}$	Commercial		300		275		260	mA
	Supply Current	= 1/t _{RC}	Industrial		300		275		260	mA
I _{SB1}	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} & \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ & \text{Max. V}_{\text{CC}}, \overline{\text{SCE}} \geq \text{V}_{\text{IH}} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ & \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = f_{\text{MAX}} \end{aligned}$	1		70		70		70	mA
I _{SB2}	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} CE_2 \leq 0.3V \\ \underline{Ma}x. \ V_{CC}, \\ CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \ f = 0 \end{array}$	Commercial/ Industrial		50		50		50	mA

Capacitance^[2]


Parameter	Package	Description	Test Conditions	Max.	Unit
C _{IN}	Z54	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 3.3V$	6	pF
	BA48]		8	pF
C _{OUT}	Z54	I/O Capacitance		8	pF
	BA48			10	pF

Notes:

V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms^[3]



AC Switching Characteristics Over the Operating Range [4]

		-8		-10		-12		
Parameter Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle			I	ı	I	l		I.
t _{power}	V _{CC} (typical) to the First Access ^[5]	1		1		1		ms
t _{RC}	Read Cycle Time	8		10		12		ns
t _{AA}	Address to Data Valid		10		10		12	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE ₁ LOW/CE ₂ HIGH to Data Valid		8		10		12	ns
t _{DOE}	OE LOW to Data Valid		5		5		6	ns
t _{LZOE}	OE LOW to Low-Z ^[6]	1		1		1		ns
t _{HZOE}	OE HIGH to High-Z ^[6]		5		5		6	ns
t _{LZCE}	CE ₁ LOW/CE ₂ HIGH to Low-Z ^[6]	3		3		3		ns
t _{HZCE}	CE ₁ HIGH/CE ₂ LOW to High-Z ^[6]		5		5		6	ns
t _{PU}	CE ₁ LOW/CE ₂ HIGH to Power-up ^[7]	0		0		0		ns
t _{PD}	CE ₁ HIGH/CE ₂ LOW to Power-down ^[7]		8		10		12	ns
Write Cycle ^[8, 9]			•	•	•	•		
t _{WC}	Write Cycle Time	8		10		12		ns
t _{SCE}	CE ₁ LOW/CE ₂ HIGH to Write End	6		7		8		ns
t _{AW}	Address Set-up to Write End	6		7		8		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	6		7		8		ns
t _{SD}	Data Set-up to Write End	5		5.5		6		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low-Z ^[6]	3		3		3		ns
t _{HZWE}	WE LOW to High-Z ^[6]		5		5		6	ns

Notes:


- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). As soon as 1ms (T_{power}) after reaching the
- minimum operating V_{DD} , normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0V) voltage. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- This part has a voltage regulator which steps down the voltage from 3V to 2V internally. tpower time has to be provided initially before a Read/Write operation is started.
- thzoe, thzsce, thzwe and tlzoe, tlzce, and tlzwe are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.

 The internal Write time of the memory is defined by the overlap of CE₁ LOW / CE₂ HIGH, and WE LOW. CE₁ and WE must be LOW along with CE₂ HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.


 The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Data Retention Waveform



Switching Waveforms



Read Cycle No. 2(OE Controlled) [11, 12]




- 10. <u>Device</u> is continuously selected. <u>CE</u>₁ = V_{IL}, CE₂ = V_{IH}.
 11. <u>WE</u> is HIGH for Read cycle.




Switching Waveforms (continued)

Write Cycle No. 1 (CE₁ Controlled)^[13, 14, 15]



Write Cycle No.2 (WE Controlled, OE LOW)[13, 14, 15]



Truth Table

CE ₁	CE ₂	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	Х	X	Х	High-Z	Power-down	Standby (I _{SB})
Х	L	Х	Х	High-Z	Power-down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read All Bits	Active (I _{CC})
L	Н	Х	L	Data In	Write All Bits	Active (I _{CC})
L	Н	Н	Н	High-Z	Selected, Outputs Disabled	Active (I _{CC})

Notes:

- Address valid prior to or coincident with \(\overline{CE}_1\) transition LOW and \(\overline{CE}_2\) transition HIGH.
 Data I/O is high-impedance if \(\overline{OE} = V_{IH}\).
 If \(\overline{CE}_1\) goes HIGH / \(\overline{CE}_2\) LOW simultaneously with \(\overline{WE}\) going HIGH, the output remains in a high-impedance state.
 \(\overline{CE}\) above is defined as a combination of \(\overline{CE}_1\) and \(\overline{CE}_2\). It is active low.





Ordering Information


Speed (ns)	Ordering Code ^[16]	Package Name	Package Type	Operating Range
8	CY7C1069AV33-8ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-8ZI]		Industrial
	CY7C1069AV33-8BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-8BAI			Industrial
10	CY7C1069AV33-10ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-10ZI]		Industrial
	CY7C1069AV33-10BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-10BAI			Industrial
12	CY7C1069AV33-12ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-12ZI]		Industrial
	CY7C1069AV33-12BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-12BAI			Industrial


Package Diagrams

54-lead Thin Small Outline Package, Type II Z54-II










Note:

16. Contact a Cypress Representative for availability of the 48-ball Mini BGA (BA48) package.



Package Diagrams (continued)

48-ball (8 mm x 20 mm x 1.2 mm) FBGA BA48G



All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	113724	03/27/02	NSL	New Data Sheet
*A	117060	07/31/02	DFP	Removed 15-ns bin
*B	117990	08/30/02	DFP	Added 8-ns bin Changing I_{CC} for 8, 10, 12 bins t_{power} changed from 1 μ s to 1 ms Load Cap Comment changed (for Tx line load) t_{SD} changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin #'s (t_{HZ} , t_{DOE} , t_{DBE}) Removed hz < Iz comments
*C	120385	11/13/02	DFP	Final Data Sheet Added note 4 to "AC Test Loads and Waveforms" and note 7 to t _{pu} and t _{pc} Updated Input/Output Caps (for 48BGA only) to 8 pf/10 pf and for the 54-pin TSOP to 6/8 pf
*D	124441	2/25/03	MEG	Changed ISB1 from 100 mA to 70 mA Shaded the 48fBGA product offering information