

AISG On-Off Keying Coax Modem Transceiver

Check for Samples: SN65HVD62

FEATURES

- Supply Ranging From 3V to 5.5V
- Independent Logic Supply of 1.6V to 5.5V
- Wide Input Dynamic Range of –15dBm to +5dBm for Receiver
- Power Delivered by the Driver to the Coax can be Adjusted From 0dBm to +6dBm
- AISG Compliant Output Emission Profile
- Low-power Standby Mode
- Direction Control Output for RS-485 Bus Arbitration
- Supports up to 115 kbps Signaling
- Integrated Active Bandpass Filter with Center Frequency at 2.176MHz
- 3mm × 3mm 16-Pin QFN Package

APPLICATIONS

- AISG Interface for Antenna Line Devices
- Tower Mounted Amplifiers (TMA)
- General Modem Interfaces

DESCRIPTION


These transceivers modulate and demodulate signals between the logic (baseband) and a frequency suitable for long coaxial media.

The HVD62 is an integrated AISG transceiver designed to be compliant with Antenna Interface Standards Group v2.0 specification.

The HVD62 receiver integrates an active bandpass filter to enable demodulation of signals even in the presence of spurious frequency components. The filter has a 2.176 MHz center frequency.

The transmitter supports adjustable output power levels varying from +0dBm to +6dBm delivered to the 50 Ω coax cable. The HVD62 transmitter is compliant with the spectrum emission requirement provided by the AISG standard.

A direction control output is provided which facilitates bus arbitration for an RS-485 interface. These devices integrate an oscillator input for a crystal, and also accept standard clock inputs to the oscillator.






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PIN CONFIGURATION



PIN FUNCTIONS

DIN	HVD62 PIN	DESCRIPTION						
PIN	NAME	DESCRIPTION						
1	SYNCOUT	Open drain output to synchronize other devices to the 4x-carrier oscillator at XTAL1,2. (8.704 MHz for HVD62)						
2	TXIN	Digital data bit stream to driver.						
3	VL	Logic supply voltage for the device.						
4	RXOUT	Digital data bit stream from receiver.						
5	DIR	DIR: Direction control output signal for bus arbitration.						
6	DIRSET2	DIRSET1 and DIRSET2: Bits to set the duration of DIR						
7	DIRSET1	DIRSET[2,1]:[L,L]=9.6kbps [L,H]=38.4kbps [H,L]=115kbps [H,H]=Standby Mode						
8	GND	Ground						
9	RES	Input voltage to adjust driver output power. Set by external resistors from BIAS pin to GND.						
10	BIAS	Bias voltage output for setting driver output power by external resistors.						
11	RXIN	Modulated input signal to the receiver.						
12	TXOUT	Modulated output signal from the driver.						
13	VCC	Analog supply voltage for the device.						
14	XTAL1	Crystal oscillator's IO pins. Connect a 4 x f _C crystal between these pins. Or connect XTAL1 to an 8.704 MHz						
15	XTAL2	clock and connect XTAL2 to GND.						
16	GND	Ground						
-	EP	Exposed pad. Recommended to be connected to ground plane for best thermal conduction.						

Table 1. DRIVER FUNCTION TABLE(1)

TXIN	[DIRSET1, DIRSET2]	TXOUT	COMMENT
Н	[] [] [] [] [] []	< 1 mV _{PP} at 2.176 MHz	Driver not active
L	[L,L], [L,H] or [H,L]	V _{OPP} at 2.176 MHz	Driver active
X	[H,H]	< 1 mV _{PP} at 2.176 MHz	Standby mode

(1) H = High, L = Low, X = Indeterminate



Table 2. RECEIVER and DIR FUNCTION TABLE(1)

RXIN	RXOUT	DIR	COMMENT (see Figure 22)							
IDLE mode (not transmitting or receiving)										
< V _{IT} at 2.176 MHz for longer than DIR timeout	Н	L	No outgoing or incoming signal							
RECEIVE mode (not already transmitting)		•								
< V _{IT} at 2.176 MHz for less than t _{DIR Timeout}	Н	Н	Incoming '1' bit, DIR stays HIGH for DIR Timeout							
> V _{IT} at 2.176 MHz for longer than t _{noise filter}	L	Н	Incoming '0' bit, DIR output is HIGH							
TRANSMIT mode (not already receiving)										
X	Н	L	Outgoing message, DIR stays LOW for DIR Timeout							

(1) H = High, L = Low

ABSOLUTE MAXIMUM RATINGS(1)

	VAL	VALUES		
	MIN	MAX	UNITS	
Supply voltage, V _{CC} and V _L	-0.5	6	V	
Voltage range at coax pins	-0.5	6	V	
Voltage range at logic pins	-0.3	V _L + 0.3	V	
Electrostatic Discharge, Human Body Model (EIA/JESD 22-A114)		±2	kV	
Logic Output Current	-20	20	mA	
TXOUT output current	Internal	Internally limited		
SYNCOUT output current	Internal	Internally limited		
Junction Temperature, T _J		170	°C	
Continuous total power dissipation	See the Th	ermal Table		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		SN65HVD62	
	THERMAL METRIC ⁽¹⁾	QFN	UNITS
		(16) PINS	
θ_{JA}	Junction-to-ambient thermal resistance	49.4	
θ_{JCtop}	Junction-to-case (top) thermal resistance	64.2	
θ_{JB}	Junction-to-board thermal resistance	22.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.7	*C/VV
ΨЈВ	Junction-to-board characterization parameter	22.9	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	25.0	
T _{STG}	Storage temperature	-65 to 150	°C

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: SN65HVD62



RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT	
V _{CC}	Analog supply voltage		3		5.5	V	
V _L	Logic supply voltage		1.6		5.5	V	
V _{I(pp)}	Input signal amplitude at RXIN				1.12	Vpp	
V _{IH}	High lovel input valtage	TXIN, DIRSET1, DIRSET2	70%V _L		V_L	V	
	High-level input voltage	XTAL1, XTAL2	70%V _{CC}		V _{CC}	V	
V _{IL}	Lave lavel inner veltage	TXIN, DIRSET1, DIRSET2	0		30%V _L	V	
	Low-level input voltage	XTAL1, XTAL2	0		30%V _{CC}		
1/t _{UI}	Data signaling rate		9.6		115	kbps	
Fosc	Oscillator frequency	HVD62	-30 ppm	8.704	30 ppm	MHz	
T _A	Operating free-air temperature		-40		85	°C	
T _J	Junction Temperature		-40		125	°C	
Б	Load impedance between TXO	UT to RXIN		50		0	
R_{LOAD}	Load impedance between RXIN	and GND at f _C (channel)		50		Ω	
R1	Bias resistor between BIAS and	RES		4.1		kΩ	
R2	Bias resistor between RES and	GND		10		kΩ	
R _{SYNC}	Pull-up resistor between SYNC	OUT and V _{CC}		1		kΩ	
V _{RES}	Voltage at RES pin		0.7		1.5	V	
C _C	Coupling capacitance between	RXIN and Coax (channel)		220		nF	
C _{BIAS}	Capacitance between BIAS and	GND		1		μF	



ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

		PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
POWE	R SUPPLY							
100			TXIN = L (Active)			28	33	
101			TXIN = H (Quiescent) DIRSET1 = L			25	31	
102	I _{cc}	Supply current (V _{CC})	TXIN = 115 kbps, 50% duty cycle			27	33	mA
99	1		(Standby) DIRSET1 = DIRSE	ET2=H		12	17	
103	IL	Logic supply current	TXIN = H, RXIN = DC input				50	μA
104	$\Delta V_{RXIN}/$ ΔV_{CC}	Receiver power supply rejection ratio	$V_{TXIN} = V_{L}$		45	60		dB
LOGIC	PINS							
112	V _{OH}	High-level logic output voltage (RXOUT, DIR)	I_{OH} = -4 mA for V_L > 2.4V, I_{OH} = -2 mA for V_L < 2.4V		90%V _L			V
113	V _{OL}	Low-level logic output voltage (RXOUT, DIR)	$I_{OL} = 4$ mA for $V_L > 2.4V$, $I_{OL} = 2$ mA for $V_L < 2.4V$				10%V _L	V
114	$I_{\rm IH}/I_{\rm IL}$	Logic input current (DIRSET1/2)			-1		10	μΑ
	$I_{\rm IH}/I_{\rm IL}$	Logic input current (TXIN)			-2		1	μΑ
COAX	DRIVER							
130	V _{OPP}	Peak-to-peak output voltage at device pin	V _{RES} = 1.5 V (Maximum setti	ng)	2.24	2.5		V_{PP}
132	VOPP	TXOUT (See Figure 1)	V _{RES} = 0.7 V (Minimum settir		1.17	1.3	V PP	
130A	V _{OPP}	Peak-to-peak voltage at coax out (See	V _{RES} = 1.5 V	5	6		dBm	
132A	VOPP	Figure 1)			-0.6	0.3	abili	
134	V _{OZ}	Off-state output voltage	At TXOUT			1	mVpp	
134A	V 02	On state output voltage	At coax out			-60	dBm	
136		Output emissions	Coupled to coaxial cable with characteristic impedance 50 Ohms, as shown in Figure 1. With a recommended 470 pF capacitor between RXIN and GND. Measurements above 150 MHz are determined by setup.		Conforms to AISG spectrum emissions mask, 3GPP TS 25.461, see Figure 3		s mask, 61, see	
41	fo	Output frequency (HVD62)	, .			2.176		MHz
142	Δf	Output frequency variation			-100		100	ppm
143	_		At 100 kHz			0.03		Ω
144	Zo	Output impedance	At 10 MHz		3.5		Ω	
145	I _{os}	Short-circuit output current	TXOUT is also protected by circuit during short-circuit fau			300	450	mA
COAX	RECEIVER							
152	.,				79	112	158	mVPP
152A	V _{IT}	Input threshold	f _{IN} = 2.176 MHz		-18	-15	-12	dBm
154	Z _{IN}	Input impedance	$f = f_O$		11	21		kΩ
RECEI	IVER FILTER							
160	f _{PB}	Passband	VRXIN = 1.12VP_P		1.1		4.17	MHz
161	f _{REJ}	Receiver rejection range	2.176MHz carrier amplitude of 112.4 mV _{PP} , Frequency band of spurious components with 800 mVPP allowed.		1.1		4.17	MHz
162		Receiver noise filter time (slow bit rate)	DIRSET for 9.6kbps			4		110
163	t _{noise filter}	Receiver noise filter time (fast bit rate)	DIRSET for > 9.6 kbps			2		μs
XTAL	AND SYNC							
171	I	Input leakage current	XTAL1, XTAL2, 0V < V _{IN} < V	/cc	-15		15	μΑ
172	V _{OL}	Output low voltage	SYNCOUT, with 1 kΩ resisto	or from SYNCOUT to			0.4	V

Copyright © 2011–2013, Texas Instruments Incorporated

Submit Documentation Feedback



SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
201	t _{pAQ} , t _{pQA}	Coax driver propagation delay	See Figure 1			5	μs
202	t _r , t _f	Coax receiver output rise/fall time	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega, \text{ See Figure 1}$			20	ns
203	t _{PHL} , t _{PLH}	Receiver propagation delay	See Figure 2		5.5	11	μs
204	Duty Cycle	Coax receiver output duty cycle	V _{RXIN(ON)} = 630 mVpp, V _{RXIN(OFF)} < 5 mVpp, 50% duty cycle	40%		60%	
214			V _{RXIN(ON)} = 200 mVpp, V _{RXIN(OFF)} < 5 mVpp, 50% duty cycle	40%		60%	
206			DIRSET2 = DIRSET1 = GND or OPEN		1667		
207	t _{DIR}	Direction control active duration	DIRSET2 = GND, DIRSET1 = VL	417			μs
208			DIRSET2 = VL, DIRSET1 = VL		137		
209	t _{DIR Skew}	Direction control skew (DIR to RXOUT)		270			ns
210	t _{DIS}	Standby disable delay	200 mV at 2.476 MHz on DVIN		2		
211	t _{EN}	Standby enable delay	300 mV _{PP} at 2.176 MHz on RXIN		2		ms



PARAMETER MEASUREMENT INFORMATION

Signal generator rate is 115 kbps, 50% duty cycle, rise and fall times less than 6 nsec, nominal output levels 0V and 3V. Coupling capacitor Cc is 220 nF.





Figure 1. Measurement of Modem Driver Output Voltage With 50 Ω Loads



PARAMETER MEASUREMENT INFORMATION (continued)






Figure 2. Measurement of Modem Receiver Propagation Delays







Figure 3. AISG Emissions Template
TYPICAL CHARACTERISTICS







Figure 4. Low Frequency Emissions Spectrum with 9.6 kbps Signaling Rate

Figure 5. High Frequency Emissions Spectrum with 9.6 kbps Signaling Rate









Figure 6. Low Frequency Emissions Spectrum with 38.4 kbps Signaling Rate

Figure 7. High Frequency Emissions Spectrum with 38.4 kbps Signaling Rate









Figure 9. High Frequency Emissions Spectrum with 115.2 kbps Signaling Rate









Figure 10. Transmitter Output Impedance

Figure 11. Transmit Power Adjustment






Figure 12. Supply Current versus Supply Voltage while Transmitting





Figure 13. Supply Current versus Supply Voltage in Standby Mode








Figure 15. Transmitter Output Power versus Supply Voltage

Figure 14. Supply Current versus Temperature in Standby Mode




Figure 16. Transmitter Output Power versus Temperature





Figure 17. Receiver Input Impedance versus Frequency

Submit Documentation Feedback









Figure 18. Receiver Input Threshold versus Temperature








Figure 20. Receiver Duty Cycle with 9.6 kbps Signaling Rate

Figure 21. Receiver Duty Cycle with 115.2 kbps Signaling Rate



APPLICATION INFORMATION

Driver Amplitude Adjust


The SN65HVD62 can provide up to 2.5 V peak-to-peak of output signal at the TXOUT pin to compensate for potential loss within the external filter, cable, connections, and termination. External resistors are used to set the amplitude of the modulated driver output signal. Resistors connected across RES and BIAS set the output amplitude. The maximum peak-to-peak voltage at TXOUT is 2.5 V, corresponding to +6 dBm on the coaxial cable. The TXOUT voltage level can be adjusted by choice of resistors to set the voltage at the RES pin. according to the following equation:

$$VTXOUT (V_{P,P}) = (2.5 V_{P,P} \times V_{RES} (V))/1.5 V V_{RES} (V) = 1.5 V \times R2/(R1 + R2) V_{TXOUT} (V_{P,P}) = 2.5 V_{P,P} \times R2/(R1 + R2). (1)$$

The voltage at the RES pin should be between 0.7 V and 1.5 V. Connect RES directly to the BIAS (R1 = 0 Ω) for maximum output level of 2.5 V peak-to-peak. This gives a minimum voltage level at TXOUT of 1.2 V peak-to-peak, corresponding to about 0 dBm at the coaxial cable. A 1 μ F capacitor should be connected between the BIAS pin and GND. To obtain a nominal power level of +3 dBm at the feeder cable as the AISG standard requires, use R1 = 4.1k Ω and R2 = 10k Ω that provide 1.78 V_{P-P} at TXOUT.

Direction Control

In many applications the mast-top modem which receives data from the base will then distribute the received data through an RS-485 network to several mast-top devices. When the mast-top modem receives the first logic 0 bit (active modulated signal) it will take control of the mast-top RS-485 network by asserting the Direction Control signal. The duration of the Direction Control assertion should be optimized to pass a complete message of length B bits at the known signaling rate ($1/t_{BIT}$) before relinquishing control of the mast-top RS-485 network. For example, if the messages are 10 bits in length (B=10) and the signaling rate is 9600 bits per second (t_{BIT} = 0.104 msec) then a positive pulse of duration 1.7 msec is sufficient (with margin to allow for network propagation delays) to enable the mast-top RS-485 drivers to distribute each received message.



DIRECTION Control Time Constant

The time constant for the Direction Control function can be set by the Control Mode pins, DIRSET1/DIRSET2. These pins should be set to correspond to the desired data rate. With no external connections to the Control Mode pins, the internal time constant is set to the maximum value, corresponding to the minimum data rate.

Conversion Between dBm and Peak-to-peak Voltage

Volts-pp = SQRT(0.008 ×
$$Z_0$$
) × 10^(dBm/20) = 0.63 × 10^(dBm/20) for Z_0 = 50 Ω (3)

The following table shows conversions between dBm and peak-to-peak voltage with 50 Ω load, for various levels of interest including reference levels from the 3GPP TS 25.461 Technical Specification.

SIGNAL ON COAX (luant Layer 1)	dBm	Vpp (V)
Maximum Driver ON Signal	5	1.12
Nominal Driver ON Signal	3	0.89
Minimum Driver ON Signal	1	0.71
AISG Maximum Receiver Threshold	-12	0.16
Nominal Receiver Threshold	–15	0.11
Minimum Receiver Threshold	-18	0.08
Maximum Driver OFF Signal	-40	0.006

Submit Documentation Feedback



States of Operation

If DIRSET1 and DIRSET2 are in a logic High state, the device will be in STANDBY mode. While in STANDBY mode, the Receiver functions normally, detecting carrier frequency activity on the RXIN pin and setting the RXOUT state as discussed below. But the Transmitter circuits are not active in STANDBY, thus the TXOUT pin is idle regardless of the logic state of TXIN. The supply current in STANDBY mode is significantly reduced, allowing power savings when the node is not transmitting.

When not in STANDBY mode, the default power-on state is IDLE. When in IDLE mode, RXOUT is High, and TXOUT is quiet. The device transitions to RECEIVE mode when a valid modulated signal is detected on the RXIN line <OR> the device transitions to TRANSMIT mode when TXIN goes Low. The device stays in either RECEIVE or TRANSMIT mode until DIR Timeout (nominal 16 bit times) after the last activity on RXOUT or TXIN.

When in RECEIVE mode:

- RXOUT responds to all valid modulated signals on RXIN, whether from the local transmitter, a remote transmitter, or long noise burst.
- TXOUT responds to TXIN, generating 2.176 MHz signals on TXOUT when TXIN is Low, and TXOUT is quiet
 when TXIN is High. (In normal operation, TXIN is expected to remain High when the device is in RECEIVE
 mode).
- The device stays in RECEIVE mode until 16 bit times after the last rising edge on RXOUT, caused by valid modulated signal on the RXIN line.

When in TRANSMIT mode:

- RXOUT stays High, regardless of the input signal on RXIN.
- TXOUT responds to TXIN, generating 2.176 MHz signals on TXOUT when TXIN is Low, and TXOUT is quiet when TXIN is High.
- The device stays in TRANSMIT mode until 16 bit times after TXIN goes High.




Figure 22. State Transition Diagram

Submit Documentation Feedback



REVISION HISTORY

CI	hanges from Original (September 2011) to Revision A	Page
•	Changed Pin 4 label (lower right) in the PIN CONFIGURATION diagram from TXIN to RXOUT	2
•	Changed the PIN FUNCTIONS table by merging the DESCRIPTION cells for pins 5, 6, and 7 and deleted the word DIRSET from the beginning of the second line in that description field.	2
•	Added 3 FUNCTIONAL TABLES (DRIVER, RECEIVER, AND DIR) under the PIN FUNCTIONS	2
•	Added rows 162 and 163 to the ELEC CHARACTERISTICS table, under RECEIVER FILTER section	5
•	Added rows 210 and 211 to the SWITCH CHARACTERISTICS table	6
•	Added Figure 22 State Transition Diagram	15
	hanges from Revision A (January 2012) to Revision B	Page
•	Changed Feature From: "Power Delivered by the Driver to the Coax can be Adjusted +3dBm to +6dBm" To: "Power Delivered by the Driver to the Coax can be Adjusted 0dBm to +6dBm"	
•	Added Storage temperature to the Thermal Table	
•	Change the MIN value of V _{RES} in the ROC table From: 0.84 To: 0.7 V	
•	Change the TYP value of C _C in the ROC table From: 270 To: 220 nF	4
•	Changed the ELECTRICAL CHARACTERISTICS	5
•	Changed the SWITCHING CHARACTERISTICS	6
•	Changed the PARAMETER MEASUREMENT INFORMATION	7
•	Added the TYPICAL CHARACTERISTICS section	9
•	Changed the APPLICATION INFORMATION section	14



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device		Package Type	•	Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN65HVD62RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HVD62	Samples
SN65HVD62RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HVD62	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

PACKAGE MATERIALS INFORMATION


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD62RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65HVD62RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 8-Feb-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD62RGTR	QFN	RGT	16	3000	367.0	367.0	35.0
SN65HVD62RGTT	QFN	RGT	16	250	210.0	185.0	35.0

RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-2/U 09/13

NOTE: All linear dimensions are in millimeters



RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>