



DAC7724 DAC7725

For most current data sheet and other product information, visit www.burr-brown.com

12-Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 250mW max
- SINGLE SUPPLY OUTPUT RANGE: +10V
- DUAL SUPPLY OUTPUT RANGE: ±10V
- SETTLING TIME: 10µs to 0.012%
- 12-BIT LINEARITY AND MONOTONICITY: -40°C to +85°C
- RESET TO MID-SCALE (DAC7724) OR ZERO-SCALE (DAC7725)
- DATA READBACK
- DOUBLE-BUFFERED DATA INPUTS


APPLICATIONS

- PROCESS CONTROL
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS

DESCRIPTION

The DAC7724 and DAC7725 are 12-bit quad voltage output digital-to-analog converters with guaranteed 12-bit monotonic performance over the specified temperature range. They accept 12-bit parallel input data, have double-buffered DAC input logic (allowing simultaneous update of all DACs), and provide a readback mode of the internal input registers. An asynchronous reset clears all registers to a mid-scale code of 800_H (DAC7724) or to a zero-scale of 000_H (DAC7725). The DAC7724 and DAC7725 can operate from a single +15V supply, or from +15V and -15V supplies.

Low power and small size per DAC make the DAC7724 and DAC7725 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servo-control. The DAC7724 and DAC7725 are available in a PLCC-28 or a SO-28 package, and offer guaranteed specifications over the -40°C to +85°C temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85766 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

© 1999 Burr-Brown Corporation PDS-1517B Printed in U.S.A. April, 2000

SPECIFICATION (DUAL SUPPLY)

At $T_A = -40^{\circ}\text{C}$ to +85°C, $V_{CC} = +15\text{V}$, $V_{DD} = +5\text{V}$, $V_{SS} = -15\text{V}$, $V_{REFH} = +10\text{V}$, $V_{REFL} = -10\text{V}$, unless otherwise noted.

			DAC7724N DAC7725N			.C7724NB, .C7725NB,		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY								
Linearity Error				±2			±1	LSB ⁽¹⁾
Linearity Matching(2)				±2			±1	LSB
Differential Linearity Error				±1			±1	LSB
Monotonicity	T _{MIN} to T _{MAX}	12			*			Bits
Zero-Scale Error	Code = 000 _H			±2			*	LSB
Zero-Scale Drift			1			*		ppm/°C
Zero-Scale Matching ⁽²⁾				±2			±1	LSB
Full-Scale Error	Code = FFF _H			±2			*	LSB
Full-Scale Matching(2)	"			±2			±1	LSB
Power Supply Sensitivity	At Full Scale		10			*		ppm/V
ANALOG OUTPUT								
Voltage Output ⁽³⁾		\/		,	*		*	V
Output Current		V _{REFL} ±5		V _{REFH}	*		*	mA
· ·	NI- Oill-ti	ΞЭ	500		*	.,	*	
Load Capacitance	No Oscillation		500			*		pF
Short-Circuit Current	T- 1/ 1/ OND		±20			*		mA
Short-Circuit Duration	To V _{SS} , V _{CC} , or GND		Indefinite			*		
REFERENCE INPUT								
V _{REFH} Input Range		V _{REFL} +1.25		+10	*		*	V
V _{REFL} Input Range		-10		V _{REFH} - 1.25	*		*	V
Ref High Input Current		-0.5		3.0	*		*	mA
Ref Low Input Current		-3.5		0	*		*	mA
DYNAMIC PERFORMANCE								
Settling Time	To ±0.012%, 20V Output Step		8	10		*	*	μs
Channel-to-Channel Crosstalk	Full-Scale Step		0.25			*		LSB
Digital Feedthrough	·		2				*	nV-s
Output Noise Voltage	f = 10kHz		65			*		nV/√ Hz
DIGITAL INPUT/OUTPUT								
Logic Family		TTI -C	ı Compatible (CMOS	*			
Logic Levels		''-'	 	1	,			
V _{IH}	I _{IH} ≤ ±10μA	2.4		V _{DD} +0.3	*		*	V
VIH V _{II}	$I_{IL} \le \pm 10\mu A$	-0.3		0.8	*		*	V
l	l .	3.6			*		*	V
V _{OH}	$I_{OH} = -0.8 \text{mA}$	0.0		V _{DD} 0.4			*	V
V _{OL} Data Format	I _{OL} = 1.6mA		l traight Binaı		*	*	*	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		3	uaiyiii billal	у		*		
POWER SUPPLY REQUIREMENTS		l .						
V _{DD}		+4.75		+5.25	*		*	V
V _{cc}		+14.25		+15.75	*		*	V
V _{SS}		-14.25		-15.75	*		*	V
I _{DD}			50			*	*	μΑ
I _{CC}			6	8.5		*	*	mA
I _{ss}		-8	-6		*	*		mA
Power Dissipation			180	250		*	*	mW
TEMPERATURE RANGE								
Specified Performance		-40		+85	*		*	°C
•	l	L						

NOTES: (1) LSB means Least Significant Bit, when V_{REFH} equals +10V and V_{REFL} equals -10V, then one LSB equals 4.88mV. (2) All DAC outputs will match within the specified error band. (3) Ideal output voltage, does not take into account zero or full-scale error.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



SPECIFICATION (SINGLE SUPPLY)

At $T_A = -40^{\circ}\text{C}$ to +85°C, $V_{CC} = +15\text{V}$, $V_{DD} = +5\text{V}$, $V_{SS} = GND$, $V_{REFH} = +10\text{V}$, $V_{REFL} = 0\text{V}$, unless otherwise noted.

			DAC7724N DAC7725N			C7724NB, C7725NB,		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY Linearity Error ⁽¹⁾ Linearity Matching ⁽³⁾ Differential Linearity Error Monotonicity Zero-Scale Error Zero-Scale Drift Zero-Scale Matching ⁽³⁾ Full-Scale Error	T_{MIN} to T_{MAX} $Code = 004_{H}$ $Code = FFF_{H}$	12	2	±2 ±2 ±1 ±4 ±4	*	*	±1 ±1 ±1 *	LSB ⁽²⁾ LSB LSB Bits LSB ppm/°C LSB LSB
Full-Scale Matching ⁽³⁾ Power Supply Sensitivity	At Full Scale		20	±4		*	±2	LSB ppm/V
ANALOG OUTPUT Voltage Output ⁽⁴⁾ Output Current Load Capacitance Short-Circuit Current Short-Circuit Duration	No Oscillation To V_{CC} or GND	V _{REFL} ±5	500 ±20	V _{REFH}	*	* *	*	V mA pF mA
REFERENCE INPUT V _{REFH} Input Range V _{REFL} Input Range Ref High Input Current Ref Low Input Current		V _{REFL} +1.25 0 -0.3 -2.0		+10 V _{REFH} - 1.25 1.5 0	* * *		* * * *	V V mA mA
DYNAMIC PERFORMANCE Settling Time ⁽⁵⁾ Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage	To ±0.012%, 10V Output Step		8 0.25 2 65	10		* *	*	μs LSB nV-s nV/√Hz
DIGITAL INPUT/OUTPUT Logic Family Logic Levels		TTL-C	Compatible (CMOS	*			
V _{IH} V _{IL} V _{OH} V _{OL} Data Format	$\begin{split} I_{IH} &\leq \pm 10 \mu A \\ I_{IL} &\leq \pm 10 \mu A \\ I_{OH} &= -0.8 mA \\ I_{OL} &= 1.6 mA \end{split}$	2.4 -0.3 3.6 0.0	traight Binar	V _{DD} +0.3 0.8 V _{DD} 0.4	* * * *	*	* * * *	V V V
POWER SUPPLY REQUIREMENTS V_DD V_CC I_DD I_CC Power Dissipation		+4.75 14.25	50 3.0 45	+5.25 15.75	*	* * *	* * * *	V V μA mA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C

NOTES: (1) If $V_{SS} = 0V$, specification applies at code 004_H and above. (2) LSB means Least Significant Bit, when V_{REFH} equals +10V and V_{REFL} equals 0V, then one LSB equals 2.44mV. (3) All DAC outputs will match within the specified error band. (4) Ideal output voltage, does not take into account zero or full-scale error. (5) Full-scale positive 10V step and negative step from code FFF_H to 004_H .

ABSOLUTE MAXIMUM RATINGS(1)

V _{CC} to V _{SS}	0.3V to +32V
V _{CC} to GND	0.3V to +16V
V _{SS} to GND	+0.3V to -16V
V _{DD} to GND	0.3V to 6V
V _{REF} H to GND	9V to +11V
V _{REF} L to GND (V _{SS} = -15V)	11V to +9V
V _{REF} L to GND (V _{SS} = 0V)	0.3V to +9V
V _{REFH} to V _{REFL}	1V to +22V
Digital Input Voltage to GND	$-0.3V$ to $V_{DD} + 0.3V$
Digital Output Voltage to GND	$-0.3V$ to $V_{DD} + 0.3V$
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION


PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL NONLINEARITY ERROR (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
DAC7724N	±2	±1	PLCC-28	251	-40°C to +85°C	DAC7724N	Rails
"	"	"	"	"	"	DAC7724N/750	Tape and Reel
DAC7724NB	±1	±1	PLCC-28	251	-40°C to +85°C	DAC7724NB	Rails
"	"	" "	"	"	"	DAC7724NB/750	Tape and Reel
DAC7724U	±2	±1	SO-28	217	-40°C to +85°C	DAC7724U	Rails
"	"	" "	"	"	"	DAC7724U/1K	Tape and Reel
DAC7724UB	±1	±1	SO-28	217	-40°C to +85°C	DAC7724UB	Rails
"	"	"	"	"	"	DAC7724UB/1K	Tape and Reel
DAC7725N	±2	±1	PLCC-28	251	-40°C to +85°C	DAC7725N	Rails
"	"	" "	"	"	"	DAC7725N/750	Tape and Reel
DAC7725NB	±1	±1	PLCC-28	251	-40°C to +85°C	DAC7725NB	Rails
"	"	"	"	"	"	DAC7725NB/750	Tape and Reel
DAC7725U	±2	±1	SO-28	217	-40°C to +85°C	DAC7725U	Rails
"	"	"	"	"	"	DAC7725U/1K	Tape and Reel
DAC7725UB	±1	±1	SO-28	217	-40°C to +85°C	DAC7725UB	Rails
"	"	"	"	"	"	DAC7725UB/1K	Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /750 indicates 750 devices per reel). Ordering 750 pieces of "DAC7724/750" will get a single 750-piece Tape and Reel.

ESD PROTECTION CIRCUITS



PIN CONFIGURATIONS





PIN DESCRIPTIONS


PIN	NAME	DESCRIPTION
1	V_{REFH}	Reference Input Voltage High. Sets maximum output voltage for all DACs.
2	V _{OUTB}	DAC B Voltage Output.
3	V _{OUTA}	DAC A Voltage Output.
4	V _{SS}	Negative Analog Supply Voltage, 0V or –15V.
5	GND	Ground.
6	RESET	Asynchronous Reset Input. Sets DAC and input registers to either mid-scale (800 _H , DAC7724) or zero-scale (000 _H , DAC7725) when LOW.
7	LDAC	Load DAC Input. All DAC Registers are transparent when LOW.
8	DB0	Data Bit 0. Least significant bit of 12-bit word.
9	DB1	Data Bit 1
10	DB2	Data Bit 2
11	DB3	Data Bit 3
12	DB4	Data Bit 4
13	DB5	Data Bit 5
14	DB6	Data Bit 6
15	DB7	Data Bit 7
16	DB8	Data Bit 8
17	DB9	Data Bit 9
18	DB10	Data Bit 10
19	DB11	Data Bit 11. Most significant bit of 12-bit word.
20	R/W	Read/Write Control Input (read = HIGH, write = LOW).
21	A1	Register/DAC Select (C or D = HIGH, A or B = LOW).
22	A0	Register/DAC Select (B or D = HIGH, A or C = LOW).
23	C S	Chip Select Input.
24	V_{DD}	Positive Digital Supply, +5V.
25	V _{cc}	Positive Analog Supply Voltage, +15V nominal.
26	V _{OUTD}	DAC D Voltage Output.
27	V _{OUTC}	DAC C Voltage Output.
28	V_{REFL}	Reference Input Voltage Low. Sets minimum output voltage for all DACs.


TYPICAL PERFORMANCE CURVES: $V_{SS} = 0V$


 $At \ T_A = +25^{\circ}C, \ V_{CC} = +15V, \ V_{DD} = +5V, \ V_{SS} = 0V, \ V_{REFH} = +10V, \ V_{REFL} = 0V, \ representative unit, unless otherwise specified.$


















TYPICAL PERFORMANCE CURVES: V_{SS} = 0V (Cont.)


At $T_A = +25$ °C, $V_{CC} = +15$ V, $V_{DD} = +5$ V, $V_{SS} = 0$ V, $V_{REFH} = +10$ V, $V_{REFL} = 0$ V, representative unit, unless otherwise specified.


















TYPICAL PERFORMANCE CURVES: V_{SS} = 0V (Cont.)


At $T_A = +25$ °C, $V_{CC} = +15$ V, $V_{DD} = +5$ V, $V_{SS} = 0$ V, $V_{REFH} = +10$ V, $V_{REFL} = 0$ V, representative unit, unless otherwise specified.















TYPICAL PERFORMANCE CURVES: $V_{SS} = -15V$


At $T_A = +25^{\circ}C$, $V_{CC} = +15V$, $V_{DD} = +5V$, $V_{SS} = -15V$, $V_{REFH} = +10V$, $V_{REFH} = -10V$, representative unit, unless otherwise specified.


















TYPICAL PERFORMANCE CURVES: $V_{SS} = -15V$ (Cont.)


At $T_A = +25^{\circ}\text{C}$, $V_{CC} = +15\text{V}$, $V_{DD} = +5\text{V}$, $V_{SS} = -15\text{V}$, $V_{REFH} = +10\text{V}$, $V_{REFL} = -10\text{V}$, representative unit, unless otherwise specified.


















TYPICAL PERFORMANCE CURVES: $V_{SS} = -15V$ (Cont.)


At $T_A = +25^{\circ}C$, $V_{CC} = +15V$, $V_{DD} = +5V$, $V_{SS} = -15V$, $V_{REFH} = +10V$, $V_{REFH} = -10V$, representative unit, unless otherwise specified.














THEORY OF OPERATION

The DAC7724 and DAC7725 are quad voltage output, 12-bit digital-to-analog converters (DACs). The architecture is a classic R-2R ladder configuration followed by an operational amplifier that serves as a buffer, as shown in Figure 1. Each DAC has its own R-2R ladder network and output opamp, but all share the reference voltage inputs. The minimum voltage output ("zero-scale") and maximum voltage

output ("full-scale") are set by the external voltage references (V_{REFL} and V_{REFH} , respectively). The digital input is a 12-bit parallel word and the DAC input registers offer a readback capability. The converters can be powered from a single +15V supply or a dual $\pm 15V$ supply. Each device offers a reset function which immediately sets all DAC registers and DAC output voltages to mid-scale (DAC7724, code $800_{\rm H}$) or to zero-scale (DAC7725, code $000_{\rm H}$). See Figures 2 and 3 for the basic operation of the DAC7724/25.




FIGURE 1. DAC7724/25 Architecture.




FIGURE 2. Basic Single-Supply Operation of the DAC7724/25.



DAC7724, 7725




FIGURE 3. Basic Dual-Supply Operation of the DAC7724/25.

ANALOG OUTPUTS

When $V_{SS} = -15V$ (dual supply operation), the output amplifier can swing to within 4V of the supply rails, guaranteed over the -40°C to $+85^{\circ}\text{C}$ temperature range. With $V_{SS} = 0V$ (single-supply operation) and R_{LOAD} connected to ground, the output can swing to ground. Note that the settling time of the output op-amp will be longer with voltages very near ground. Additionally, care must be taken when measuring the zero-scale error when $V_{SS} = 0V$. Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes $(000_H, 001_H, 002_H, \text{etc.})$ if the output amplifier has a negative offset. At the negative offset limit of -4 LSB (-9.76mV), for the single-supply case, the first specified output starts at code 004_H .

REFERENCE INPUTS

For dual-supply operation, the reference inputs, V_{REFL} and V_{REFH} , can be any voltage between $V_{SS}+4V$ and $V_{CC}-4V$ provided that V_{REFH} is at least 1.25V greater than V_{REFL} . For single-supply operation ($V_{SS}=0V$), V_{REFL} value can be above 0V, with the same provision that V_{REFH} is at least 1.25V greater than V_{REFL} . The minimum output of each DAC is equal to V_{REFL} plus a small offset voltage (essen-

tially, the offset of the output op-amp). The maximum output is equal to V_{REFH} plus a similar offset voltage. Note that V_{SS} (the negative power supply) must either be connected to ground or must be in the range of -14.25V to -15.75V. The voltage on V_{SS} sets several bias points within the converter, if V_{SS} is not in one of these two configurations, the bias values may be in error and proper operation of the device is not guaranteed.

The current into the $V_{REF}H$ input and out of $V_{REF}L$ depends on the DAC output voltages and can vary from a few microamps to approximately 0.3mA. The reference input appears as a varying load to the reference. If the reference can sink or source the required current, a reference buffer is not required. See "Reference Current vs Code" in the Typical Performance Curves.

The analog supplies (or the analog supplies and the reference power supplies) have to come up first. If the power supplies for the references come up first, then the V_{CC} and V_{SS} supplies will be "powered from the reference via the ESD protection diodes" (see page 4).

Bypassing the reference voltage or voltages with at least a 0.1uF capacitor placed as close to the DAC7724/25 package is strongly recommended.

DIGITAL INTERFACE

Table I shows the basic control logic for the DAC7724/25. Note that each internal register is level triggered and not edge triggered. When the appropriate signal is LOW, the register becomes transparent. When this signal is returned HIGH, the digital word currently in the register is latched. The first set of registers (the Input Registers) are triggered via the A0, A1, R/\overline{W} , and \overline{CS} inputs. Only one of these registers is transparent at any given time. The second set of registers (the DAC Registers) are all transparent when \overline{LDAC} input is pulled LOW.

Each DAC can be updated independently by writing to the appropriate Input Register and then updating the DAC Register. Alternatively, the entire DAC Register set can be configured as always transparent by keeping LDAC LOW—the DAC update will occur when the Input Register is written.

The double buffered architecture is mainly designed so that each DAC Input Register can be written at any time and then all DAC output voltages updated simultaneously by pulling $\overline{\text{LDAC}}$ LOW. It also allows a DAC Input Register to be written to at any point and the DAC voltage to be synchronously changed via a trigger signal connected to $\overline{\text{LDAC}}$.

DIGITAL TIMING

Figure 4 and Table II provide detailed timing for the digital interface of the DAC7724 and DAC7725.

DIGITAL INPUT CODING

The DAC7724 and DAC7725 input data is in straight binary format. The output voltage is given by the following equation:

$$V_{OUT} = V_{REFL} + \frac{(V_{REFH} - V_{REFL}) \cdot N}{4096}$$

where N is the digital input code. This equation does not include the effects of offset (zero-scale) errors.

A1	A0	R/W	<u>cs</u>	RESET	LDAC	SELECTED INPUT REGISTER	STATE OF SELECTED INPUT REGISTER	STATE OF ALL DAC REGISTERS
L ⁽¹⁾	L	L	L	H ⁽²⁾	L	А	Transparent	Transparent
L	Н	L	L	Н	L	В	Transparent	Transparent
Н	L	L	L	Н	L	С	Transparent	Transparent
Н	Н	L	L	Н	L	D	Transparent	Transparent
L	L	L	L	Н	Н	Α	Transparent	Latched
L	Н	L	L	Н	Н	В	Transparent	Latched
Н	L	L	L	Н	Н	С	Transparent	Latched
Н	Н	L	L	Н	Н	D	Transparent	Latched
L	L	Н	L	Н	Н	Α	Readback	Latched
L	Н	Н	L	Н	Н	В	Readback	Latched
Н	L	Н	L	Н	Н	С	Readback	Latched
Н	Н	Н	L	Н	Н	D	Readback	Latched
X ⁽³⁾	X	X	Н	Н	L	NONE	(All Latched)	Transparent
X	X	X	Н	Н	Н	NONE	(All Latched)	Latched
Х	Χ	Х	Х	L	Х	ALL	Reset ⁽⁴⁾	Reset ⁽⁴⁾

NOTES: (1) L = Logic LOW. (2) H= Logic HIGH. (3) X = Don't Care. (4) DAC7724 resets to 800_{H} , DAC7725 resets to 000_{H} . When $\overline{\text{RESET}}$ rises, all registers that are in their latched state retain the reset value.

TABLE I. DAC7724 and DAC7725 Control Logic Truth Table.




FIGURE 4. Digital Input and Output Timing.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{RCS}	CS LOW for Read	200			ns
t _{RDS}	R/W HIGH to CS LOW	10			ns
t _{RDH}	R/W HIGH after CS HIGH	10			ns
t _{DZ}	CS HIGH to Data Bus in High Impedance		100		ns
t _{CSD}	CS LOW to Data Bus Valid		100	160	ns
t _{WCS}	CS LOW for Write	50			ns
t _{WS}	R/W LOW to CS LOW	0			ns
t _{WH}	R/W LOW after CS HIGH	0			ns
t _{AS}	Address Valid to CS LOW	0			ns
t _{AH}	Address Valid after CS HIGH	0			ns
t _{LD}	LDAC Delay from CS HIGH	10			ns
t _{DS}	Data Valid to CS LOW	0			ns
t _{DH}	Data Valid after CS HIGH	0			ns
t _{LWD}	LDAC LOW	50			ns
t _{RESET}	RESET LOW Time	50			ns
t _S	Settling Time			10	μs

TABLE II. Timing Specifications (T $_{A}=-40^{\circ}C$ to $+85^{\circ}C).$





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sampl
DAC7724N	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7724N	Sampl
DAC7724N/750	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7724N	Sampl
DAC7724NB	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7724N B	Sampl
DAC7724NB/750	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7724N B	Sampl
DAC7724NB/750G4	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7724N B	Samp
DAC7724NBG4	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7724N B	Samp
DAC7724U	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7724U B	Samp
DAC7724U/1K	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7724U B	Samp
DAC7724UB	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7724U B	Samp
DAC7724UB/1K	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7724U B	Samp
DAC7724UBG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7724U B	Samp
DAC7724UG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7724U B	Samp
DAC7725N	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7725N	Samp
DAC7725NB	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7725N B	Samp
DAC7725NB/750	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7725N B	Samp
DAC7725NB/750G4	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7725N B	Samp
DAC7725NBG4	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	DAC7725N B	Samp



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	_		Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DAC7725U	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7725U B	Samples
DAC7725U/1K	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7725U	Samples
DAC7725UB	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7725U B	Samples
DAC7725UB/1K	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7725U B	Samples
DAC7725UB/1KG4	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7725U B	Samples
DAC7725UBG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7725U B	Samples
DAC7725UG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7725U B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Mar-2013


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7724N/750	PLCC	FN	28	750	330.0	24.4	12.95	12.95	5.0	16.0	24.0	Q1
DAC7724NB/750	PLCC	FN	28	750	330.0	24.4	12.95	12.95	5.0	16.0	24.0	Q1
DAC7724U/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
DAC7724UB/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
DAC7725NB/750	PLCC	FN	28	750	330.0	24.4	12.95	12.95	5.0	16.0	24.0	Q1
DAC7725U/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
DAC7725UB/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 4-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7724N/750	PLCC	FN	28	750	346.0	346.0	41.0
DAC7724NB/750	PLCC	FN	28	750	346.0	346.0	41.0
DAC7724U/1K	SOIC	DW	28	1000	367.0	367.0	55.0
DAC7724UB/1K	SOIC	DW	28	1000	367.0	367.0	55.0
DAC7725NB/750	PLCC	FN	28	750	346.0	346.0	41.0
DAC7725U/1K	SOIC	DW	28	1000	367.0	367.0	55.0
DAC7725UB/1K	SOIC	DW	28	1000	367.0	367.0	55.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>