

Power Transistor


For Isolated Package Applications

Designed for general-purpose amplifier and switching applications, where the mounting surface of the device is required to be electrically isolated from the heatsink or chassis.

- Electrically Similar to the Popular 2N6107
- 70 V_{CEO(sus)}
- 7 A Rated Collector Current
- No Isolating Washers Required
- Reduced System Cost
- High Current Gain-Bandwidth Product
 $f_T = 4 \text{ MHz (Min) Ca, I_C}$
 $= 500 \text{ mAdc}$
- UL Recognized, File #E69369, to 3500 V_{RMS} Isolation

MJF6107

PNP SILICON
POWER TRANSISTOR
7 AMPERES
70 VOLTS
34 WATTS



CASE 221D-02
TO-220 TYPE

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	70	Vdc
Collector-Base Voltage	V _{CB}	80	Vdc
Emitter-Base Voltage	V _{EB}	5	Vdc
RMS Isolation Voltage (1) (for 1 sec, R.H. < 30%, T _A = 25°C)	V _{ISOL}	4500 3500 1500	V _{RMS}
Collector Current — Continuous Peak	I _C	7 10	Adc
Base Current	I _B	3	Adc
Total Power Dissipation* @ T _C = 25°C Derate above 25°C	P _D	34 0.27	Watts W/°C
Total Power Dissipation @ T _A = 25°C Derate above 25°C	P _D	2 0.016	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R _{θJA}	62.5	°C/W
Thermal Resistance, Junction to Case*	R _{θJC}	3.7	°C/W
Lead Temperature for Soldering Purpose	T _L	260	°C

*Measurement made with thermocouple contacting the bottom insulated mounting surface (in a location beneath the die), the device mounted on a heatsink with thermal grease and a mounting torque of ≥ 6 in. lbs.

(1) Proper strike and creepage distance must be provided.

MJF6107

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector–Emitter Sustaining Voltage (1) ($I_C = 100\text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}$	70	—	Vdc
Collector Cutoff Current ($V_{CE} = 80\text{ Vdc}$, $I_B = 0$)	I_{CES}	—	1	μAdc
Collector Cutoff Current ($V_{CE} = 80\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$)	I_{CEX}	—	1	μAdc
Emitter Cutoff Current ($V_{BE} = 5\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1	μAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 2\text{ Adc}$, $V_{CE} = 4\text{ Vdc}$) ($I_C = 7\text{ Adc}$, $V_{CE} = 4\text{ Vdc}$)	h_{FE}	30 5	90 —	—
Collector–Emitter Saturation Voltage ($I_C = 7\text{ Adc}$, $I_B = 3\text{ Adc}$)	$V_{CE(sat)}$	—	2	Vdc
Base–Emitter On Voltage ($I_C = 7\text{ Adc}$, $V_{CE} = 4\text{ Vdc}$)	$V_{BE(on)}$	—	2	Vdc

DYNAMIC CHARACTERISTICS

Current Gain–Bandwidth Product (2) ($I_C = 500\text{ mAdc}$, $V_{CE} = 4\text{ Vdc}$, $f_{test} = 1\text{ MHz}$)	f_T	4	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1\text{ MHz}$)	C_{ob}	—	250	pF
Small–Signal Current Gain ($I_C = 0.5\text{ Adc}$, $V_{CE} = 4\text{ Vdc}$, $f = 50\text{ kHz}$)	h_{fe}	20	—	—

NOTES:

1. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.
2. $f_T = |h_{fe}| \bullet f_{test}$.




Figure 1. Switching Time Test Circuit




Figure 2. Turn-On Time




Figure 3. Thermal Response




Figure 4. Active-Region Safe Operating Area




Figure 5. Turn-Off Time




Figure 6. Capacitance




Figure 7. DC Current Gain




Figure 8. Collector Saturation Region

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 9. "On" Voltages




Figure 10. Temperature Coefficients




Figure 11. Collector Cut-Off Region




Figure 12. Effects of Base-Emitter Resistance

TEST CONDITIONS FOR ISOLATION TESTS*




Figure 13. Clip Mounting Position for Isolation Test Number 1




Figure 14. Clip Mounting Position for Isolation Test Number 2




Figure 15. Screw Mounting Position for Isolation Test Number 3

*Measurement made between leads and heatsink with all leads shorted together

MOUNTING INFORMATION




Figure 16. Typical Mounting Techniques*

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in · lbs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4-40 screw, without washers, and applying a torque in excess of 20 in · lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.


Additional tests on slotted 4-40 screws indicate that the screw slot fails between 15 to 20 in · lbs without adversely affecting the package. However, in order to positively ensure the package integrity of the fully isolated device, ON Semiconductor does not recommend exceeding 10 in · lbs of mounting torque under any mounting conditions.

** For more information about mounting power semiconductors see Application Note AN1040.

MJF6107

PACKAGE DIMENSIONS

CASE 221D-02 TO-220 TYPE ISSUE D



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.621	0.629	15.78	15.97
B	0.394	0.402	10.01	10.21
C	0.181	0.189	4.60	4.80
D	0.026	0.034	0.67	0.86
F	0.121	0.129	3.08	3.27
G	0.100 BSC		2.54 BSC	
H	0.123	0.129	3.13	3.27
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.14	1.52
N	0.200 BSC		5.08 BSC	
Q	0.126	0.134	3.21	3.40
R	0.107	0.111	2.72	2.81
S	0.096	0.104	2.44	2.64
U	0.259	0.267	6.58	6.78

- STYLE 2:
- PIN 1. BASE
2. COLLECTOR
3. EMITTER

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)
Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)
Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)
Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access –
then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:

001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700

Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local
Sales Representative.