

## EL4543

### Triple Differential Twisted-Pair Driver with Common-Mode Sync Encoding

The **EL4543** is a high bandwidth triple differential amplifier with integrated encoding of video sync signals. The inputs are suitable for handling high speed video or other communications signals in either single-ended or differential form, and the common-mode input range extends all the way to the negative rail enabling ground-referenced signalling in single supply applications. The high bandwidth enables differential signalling onto standard twisted-pair or coax with very low harmonic distortion, while internal feedback ensures balanced gain and phase at the outputs reducing radiated EMI and harmonics.

Embedded logic encodes standard video horizontal and vertical sync signals onto the common mode of the twisted pair(s), transmitting this additional information without the requirement for additional buffers or transmission lines. The EL4543 enables significant system cost savings when compared with discrete line driver alternatives.

The EL4543 is available in both a 24 Ld QSOP package and a 20 Ld QFN package and is specified for operation across the -40°C to +85°C temperature range.

### Features

- Fully differential inputs, outputs, and feedback
- 350MHz -3dB bandwidth
- 1200V/ $\mu$ s slew rate
- -75dB distortion at 5MHz
- Single 5V to 12V operation
- 50mA minimum output current
- Low power - 36mA total typical supply current
- Pb-free available (RoHS compliant)

### Applications

- Twisted-pair drivers
- Differential line drivers
- VGA over twisted-pair
- Transmission of analog signals in a noisy environment

**TABLE 1. SYNC SIGNAL ENCODING**

| H    | V    | COMMON<br>MODE A<br>(RED) | COMMON<br>MODE B<br>(GREEN) | COMMON<br>MODE C<br>(BLUE) |
|------|------|---------------------------|-----------------------------|----------------------------|
| Low  | High | 3.0                       | 2.0                         | 2.5                        |
| Low  | Low  | 2.5                       | 3.0                         | 2.0                        |
| High | Low  | 2.0                       | 3.0                         | 2.5                        |
| High | High | 2.5                       | 2.0                         | 3.0                        |

**TABLE 2. INPUT LOGIC THRESHOLD (+5V SUPPLY)**

|                |      |
|----------------|------|
| $V_{LO}$ , max | 0.8V |
| $V_{HI}$ , min | 2V   |

# Contents

|   |           |
|---|-----------|
| <b>Ordering Information</b>   | <b>3</b>  |
| <b>Pinouts</b>  | <b>3</b>  |
| <b>Pin Descriptions</b>   | <b>4</b>  |
| <b>Absolute Maximum Ratings</b>   | <b>5</b>  |
| <b>Electrical Specifications</b>  | <b>5</b>  |
| <b>Typical Performance Curves</b>   | <b>6</b>  |
| <b>Operational Description and Application Information</b>                  | <b>12</b> |
| Introduction  | 12        |
| Functional Description  | 12        |
| Sync Transmission   | 12        |
| Extract Common Mode Sync and Decode H <sub>SYNC</sub> and V <sub>SYNC</sub> | 13        |
| Twisted Pair Termination  | 13        |
| Video Transmission  | 13        |
| Long Distance Video Transmission  | 13        |
| Sync Transmission   | 13        |
| Output Drive Protection   | 13        |
| Supply Voltage  | 13        |
| Disable and Power Down  | 14        |
| Proper Layout Technique   | 14        |
| Power Dissipation Calculation   | 14        |
| <b>Application Circuit</b>  | <b>14</b> |
| Video Transmission Along CAT5 Cable   | 14        |
| <b>EL4543 and EL9110 Sync Extraction</b>                                    | <b>15</b> |
| <b>EL4543/EL5375/EL8201 CAT5 RGB + Sync Video Transmission System</b>       | <b>16</b> |
| <b>EL4543/EL5375/EL8201 CAT5 RGB + Sync Video Transmission System</b>       | <b>17</b> |
| <b>Revision History</b>   | <b>18</b> |
| <b>Package Outline Drawings</b>   | <b>19</b> |



Ordering Information

| PART NUMBER<br>(Notes 3, 4) | PART MARKING | PACKAGE DESCRIPTION<br>(RoHS Compliant) | PKG.<br>DWG. # | CARRIER TYPE<br>(Note 2) | TEMP RANGE     |
|-----------------------------|--------------|---|----------------|--------------------------|----------------|
| EL4543IUZ                   | EL4543IUZ    | 24 Ld QSOP                              | M24.15         | Tube                     | -40°C to +85°C |
| EL4543IUZ-T7                |              |   |                | Reel, 1k                 |                |
| EL4543IUZ-T13               |              |   |                | Reel, 2.5k               |                |
| EL4543ILZ                   | 4543ILZ      | 20 Ld 4x4 QFN (Note 1)                  | L20.4x4C       | Tube                     |                |
| EL4543ILZ-T7                |              |   |                | Reel, 1k                 |                |
| EL4543ILZ-T13               |              |   |                | Reel, 2.5k               |                |



NOTES:

- 1. 20 Ld 4x4 QFN, exposed pad 2.7×2.7mm is connected to VS-.
- 2. Refer to TB347 for details about reel specifications.
- 3. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
- 4. For Moisture Sensitivity Level (MSL), see the EL4543 product page. For more information about MSL, see TB363.

Pinouts



## Pin Descriptions

| QFN<br>PIN NUMBER  | QSOP<br>PIN NUMBER          | PIN NAME               | PIN DESCRIPTION                   | EQUIVALENT CIRCUIT   |
|--------------------|-----------------------------|------------------------|-----------------------------------|--|
| 18                 | 1                           | $\overline{\text{EN}}$ | Disables video inputs and outputs |  <p>CIRCUIT 1</p> |
| 19                 | 2                           | VINA+                  | Non-inverting input               |  |
| 20                 | 3                           | VINA-                  | Inverting input                   |  |
| 3, 8, 13           | 4, 7, 10, 13,<br>16, 19, 22 | NC                     | Not connected                     |  |
| 1                  | 5                           | VSYN                   | Vertical sync logic input         |  <p>CIRCUIT 2</p> |
| 2                  | 6                           | HSYN                   | Horizontal sync logic input       | Reference Circuit 2  |
| 4                  | 8                           | VINB+                  | Non-inverting input               |  |
| 5                  | 9                           | VINB-                  | Inverting input                   |  |
| 6                  | 11                          | VINC+                  | Non-inverting input               |  |
| 7                  | 12                          | VINC-                  | Inverting input                   |  |
| 9                  | 14                          | VOUTC-                 | Inverting output                  |  |
| 10                 | 15                          | VOUTC+                 | Non-inverting output              |  |
| 11                 | 17                          | VOUTB-                 | Inverting output                  |  |
| 12                 | 18                          | VOUTB+                 | Non-inverting output              |  |
| 14, Thermal<br>Pad | 20                          | VS-                    | Negative supply                   |  |
| 15                 | 21                          | VS+                    | Positive supply                   |  |
| 16                 | 23                          | VOUTA-                 | Non-inverting output              |  |
| 17                 | 24                          | VOUTA+                 | Inverting output                  |  |

**Absolute Maximum Ratings**( $T_A = +25^\circ\text{C}$ )

Supply Voltage ( $V_{S+}$  &  $V_{S-}$ ) . . . . . +12V  
 Maximum Output Continuous Current . . . . .  $\pm 70\text{mA}$   
 Storage Temperature Range . . . . .  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$   
 Operating Junction Temperature . . . . .  $+135^\circ\text{C}$

Ambient Operating Temperature . . . . .  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$   
 $V_{IN+}$ ,  $V_{INB}$  . . . . .  $V_{S-} + 0.8\text{V}$  (min) to  $V_{S+} - 0.8\text{V}$  (max)  
 $V_{IN-}$  -  $V_{INB}$  . . . . .  $\pm 5\text{V}$   
 Pb-free reflow profile . . . . . see [TB493](#)

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**IMPORTANT NOTE:** All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$

**Electrical Specifications**  $V_{S+} = +5\text{V}$ ,  $V_{S-} = 0\text{V}$ ,  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 0\text{V}$ ,  $R_L = 150\Omega$ , unless otherwise specified.

| PARAMETER                                    | SYMBOL          | CONDITIONS   | MIN<br>(Note 5) | TYP        | MAX<br>(Note 5) | UNIT                   |
|--|-----------------|--|-----------------|------------|-----------------|------------------------|
| <b>AC PERFORMANCE</b>                        |                 |  |                 |            |                 |                        |
| -3dB Bandwidth                               | BW (-3dB)       | $V_{OUT} = 2V_{P-P}$   |                 | 350        |                 | MHz                    |
| Differential Slew Rate                       | SR              | $R_L = 200\Omega$  | 600             | 1000       |                 | V/ $\mu\text{s}$       |
| Settling Time to 0.1%                        | $T_{STL}$       |  |                 | 13.6       |                 | ns                     |
| Gain Bandwidth Product                       | GBW             |  |                 | 700        |                 | MHz                    |
| 2nd Harmonic Distortion                      | HD2             | $f = 20\text{MHz}$ , $R_L = 200\Omega$   |                 | -70        |                 | dBc                    |
| 3rd Harmonic Distortion                      | HD3             | $f = 20\text{MHz}$ , $R_L = 200\Omega$   |                 | -70        |                 | dBc                    |
| Differential Phase @ 3.58MHz                 | dP              |  |                 | 0.01       |                 | °                      |
| Differential Gain @ 3.58MHz                  | dG              |  |                 | 0.01       |                 | %                      |
| <b>INPUT CHARACTERISTICS</b>                 |                 |  |                 |            |                 |                        |
| Input Referred Offset Voltage                | $V_{OS}$        |  | -10             | 2          | 10              | mV                     |
| Input Bias Current ( $V_{IN+}$ , $V_{IN+}$ ) | $I_{IN}$        |  | -30             | -15        | -10             | $\mu\text{A}$          |
| Differential Input Impedance                 | $Z_{IN}$        |  |                 | 180        |                 | $k\Omega$              |
| Input Capacitance                            | $C_{IN}$        | Capacitance between any single input pin and the power supplies                            |                 | 4          |                 | pF                     |
| Differential Input Range                     | $V_{DIFF}$      |  |                 | $\pm 0.75$ |                 | V                      |
| Input Common Mode Voltage Range              | $V_{CM}$        | $V_{S+} = +5\text{V}$ , $V_{S-} = 0\text{V}$ .<br>See Figure 7 for higher supply voltages. | 0               |            | 2.3             | V                      |
| Input Referred Voltage Noise                 | $V_N$           |  |                 | 27         |                 | nV/ $\sqrt{\text{Hz}}$ |
| Input Common Mode Rejection Ratio            | CMRR            | $V_{CM} = 0$ to $2\text{V}$  | 60              | 80         |                 | dB                     |
| Threshold                                    | $\overline{EN}$ |  |                 | 1.4        |                 | V                      |
| <b>OUTPUT CHARACTERISTICS</b>                |                 |  |                 |            |                 |                        |
| Output Peak Current                          | $I_{OUT}$       |  | 40              | 60         |                 | mA                     |
| Output Capacitance (Disabled)                | $C_{OUT}$       | Capacitance between any single output pin and the power supplies when disabled             |                 | 12         |                 | pF                     |
| <b>DC PERFORMANCE</b>                        |                 |  |                 |            |                 |                        |
| Voltage Gain                                 | $A_V$           | $V_{IN} = 0.8V_{P-P}$  | 1.82            | 1.96       | 2.05            | V/V                    |
| <b>SUPPLY CHARACTERISTICS</b>                |                 |  |                 |            |                 |                        |
| Supply Operating Range                       | $V_{SUPPLY}$    | $V_{S+}$ to $V_{S-}$   | 5               |            | 12              | V                      |
| Power Supply Current (per Channel)           | $I_S$           |  | 12.3            | 14.5       | 16.2            | mA                     |
| Power Supply Rejection Ratio                 | PSRR            |  | 70              | 80         |                 | dB                     |

NOTE:

5. Parts are 100% tested at  $+25^\circ\text{C}$ . Over-temperature limits established by characterization and are not production tested.

Typical Performance Curves




FIGURE 1. COMMON MODE OUTPUT




FIGURE 2. BALANCE ERROR




FIGURE 3. DIFFERENTIAL FREQUENCY RESPONSE FOR VARIOUS  $R_L$  - DIFF




FIGURE 4. DIFFERENTIAL FREQUENCY RESPONSE FOR VARIOUS  $C_L$  - DIFF




FIGURE 5. DIFFERENTIAL FREQUENCY RESPONSE FOR VARIOUS  $C_L$  - DIFF




FIGURE 6. CMRR

## Typical Performance Curves (Continued)




FIGURE 7. COMMON MODE INPUT RANGE vs SUPPLY VOLTAGE




FIGURE 8. H<sub>SYNC</sub> & V<sub>SYNC</sub> THRESHOLD vs SUPPLY VOLTAGE




FIGURE 9. PSRR vs FREQUENCY




FIGURE 10. I<sub>SUPPLY</sub> vs V<sub>SUPPLY</sub>




FIGURE 11. ENABLE DISABLE vs SUPPLY VOLTAGE




FIGURE 12. ENABLE RESPONSE

Typical Performance Curves (Continued)




FIGURE 13. DISABLE RESPONSE




FIGURE 14. DIFFERENTIAL SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 15. DIFFERENTIAL LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 16. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE




FIGURE 17. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE




FIGURE 18. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)




FIGURE 19. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE




FIGURE 20. OUTPUT IMPEDANCE




FIGURE 21. OUTPUT IMPEDANCE [DISABLED]




FIGURE 22. CHANNEL ISOLATION vs FREQUENCY




FIGURE 23. INPUT VOLTAGE AND CURRENT NOISE




FIGURE 24. FREQUENCY RESPONSE vs OUTPUT AMPLITUDE

## Typical Performance Curves (Continued)




FIGURE 25. GAIN vs FREQUENCY - 2 CHANNELS




FIGURE 26. GAIN vs FREQUENCY - 2 CHANNELS




FIGURE 27. GAIN vs FREQUENCY - 2 CHANNELS




FIGURE 28. PHASE vs FREQUENCY - 2 CHANNELS




FIGURE 29. PHASE vs FREQUENCY - 2 CHANNELS




FIGURE 30. PHASE vs FREQUENCY - 2 CHANNELS

## Typical Performance Curves (Continued)




FIGURE 31. HARMONIC DISTORTION




FIGURE 32. HARMONIC DISTORTION




FIGURE 33. HARMONIC DISTORTION




FIGURE 34. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 35. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 36. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Typical Performance Curves (Continued)




FIGURE 37. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Operational Description and Application Information

### Introduction

The EL4543 is designed to differentially drive composite RGB video signals onto twisted pair lines, while simultaneously encoding horizontal and vertical sync signals as common mode output. The entire video signal plus sync can therefore be transmitted on 3 twisted pairs of wire. When utilizing CAT5 cable, the 4th available twisted pair can be used for transmission of audio, data or control information. The distribution of composite video over standard CAT5 cable enables enormous cost and labor savings compared with traditional coaxial cable, when considering both the relative low price and ease of pulling CAT5 cable.

### Functional Description

The EL4543 provides three fully differential high-speed amplifiers, suitable for driving high-resolution composite video signals onto twisted pair or standard coaxial cable. The input common-mode range extends to the negative rail, allowing simple ground-referenced input termination to be used with a single supply. The amplifiers provide a fixed gain of +2 to compensate for standard video cable termination schemes. Horizontal and Vertical sync signals ( $H_{SYNC}$  and  $V_{SYNC}$ ) are passed to an internal Logic Encoding Block to encode the sync information as three discrete signals of different voltage levels. Generally, in differential amplifiers an external  $V_{REF}$  pin is used to control the common mode level of the differential output; in the case of the EL4543 the  $V_{REF}$  of each of the three internal amplifier channels receives a signal from the Logic Encoding Block with encoded  $H_{SYNC}$  and  $V_{SYNC}$  information. The final output consists of three fully differential video signals, with sync encoded on the common mode of each of the three RGB differential signals.  $H_{SYNC}$  and  $V_{SYNC}$  can easily be separated from the

differential output signals, decoded and transmitted along with the RGB video signals to the video monitor.




FIGURE 38. BLOCK DIAGRAM EL4543

### Sync Transmission

The EL4543 encodes  $H_{SYNC}$  and  $V_{SYNC}$  signals on the common mode output of the differential video signals; Red, Green and Blue respectively. Data Sheet Figures 16, 17 and 18 clearly illustrate that the sum of the common mode voltages results in a fixed average DC level with no AC content and illustrates the logic levels. This eliminates EMI radiation into any common mode signal along the twisted pairs of CAT5 cable.

### Extract Common Mode Sync and Decode $H_{\text{SYNC}}$ and $V_{\text{SYNC}}$

$H_{\text{SYNC}}$  and  $V_{\text{SYNC}}$  can be regenerated from the Common Mode sync output voltages. The relationships between  $H_{\text{SYNC}}$ ,  $V_{\text{SYNC}}$  and the 3 common mode levels are given by Table 1. The common mode levels are easily separated from the differential outputs of the EL4543 using this simple resistor network at the cable receiver input of each differential channel; see Figure 39.

### Twisted Pair Termination

The schematic in Figure 39 illustrates a termination scheme for  $50\Omega$  series termination and a  $100\Omega$  twisted pair cable. Note RCM is the common mode termination to allow measurement of  $V_{\text{CM}}$  and should not be too small since it loads the EL4543; a little over a  $100\Omega$  is recommended for RCM.

TYPICAL EL4543 TERMINATION DRIVER




FIGURE 39. TWISTED PAIR TERMINATION EL4543

### Video Transmission

The EL4543 is a twisted pair differential line driver directed at the transmission of Video Signals through cables up to 100 feet; however, as signal losses increase with transmission line length the EL4543 will need additional support to equalize video signals along longer twisted pair transmission lines. A full solution to accomplish this is the SXGA Video Transmission System presented in the EL4543 Data Sheet. Note the inclusion of the EL9110 for signal equalization of up to 1000ft of CAT5 cable and common mode extraction; see Data Sheet for additional information on the EL9110.

### Long Distance Video Transmission

The SXGA Video Transmission System makes it possible to transmit Red, Green and Blue (RGB) video plus sync up to 1000 feet through CAT5 cable. The input to the SXGA Video Transmission System is the output of a video source transmitting RGB video signals plus sync. The signals are received initially by the EL4543; which converts the single ended input RGB signals to three fully differential waveforms with sync encoded on the discrete common modes of each color channel and then drives the signals through a length of CAT5 cable. The signal is received by the EL9110, which can provide 6-pole equalization for both high and low frequency signal transmission line losses. Then the EL9110 converts the differential RGB video signals back into single ended format while extracting the common mode component for decoding. The single ended RGB signal is taken directly from the output of the EL9110 and is ready for the output device. The Common Mode Decoder Circuit receives the common mode signals directly from each of the three EL9110's common mode output

pin, decodes and transmits  $H_{\text{SYNC}}$  and  $V_{\text{SYNC}}$  to the output device.

### Sync Transmission

The EL4543 encodes  $H_{\text{SYNC}}$  and  $V_{\text{SYNC}}$  signals onto the common mode output of the differential video signals; Red, Green and Blue respectively. Data Sheet Figure 8 clearly illustrates that the sum of the common mode voltages results in a fixed DC level with no AC content; thus eliminating EMI interference.

### Output Drive Protection

The EL4543 has internal short circuit protection set typically at 60mA. If the output is shorted for extended periods of time the increased power dissipation will eventually destroy the part. To realize maximum reliability the output current should never exceed 60mA. The  $50\Omega$  series back load matching resistor provides additional protection.

### Supply Voltage

While the EL4543 can be operated on  $\pm 5\text{V}$  split rails, single supply 0V to 5V is the most common usage. It is very important to note that the input logic thresholds are relative to the negative supply pin, and therefore single supply, ground referenced logic will not work when driving the EL4543 on split rails. The amplifiers have an input common mode range from 0V to 2.3V with a 0V to 5V supply, increasing with supply voltage (see Figure 7). The common mode output DC level range is a linear function of the power supply (see Figures 16, 17, 18, and 19). The common mode input switching threshold as well as the Enable/Disable input is a linear function of the supply voltage (see Figures 8 and 11). In the event that the EL4543 is to be used with  $\pm 5\text{V}$  split rails then the input sync signals need to be voltage offset before they are input to the EL4543. The circuit configuration depicted in Figure 40 provides for the proper level shift.




FIGURE 40. LEVEL SHIFTING SYNC SIGNALS FOR USE WITH  $\pm 5\text{V}$  SPLIT RAILS

## Disable and Power Down

The EL4543 provides an enable/disable function which powers down, logic input high, in 900ns and powers up, logic input low, in 212ns. Disabled amplifiers supply current is reduced to 1.8mA (Positive Supply) and 0mA (Negative Supply). Note that Enable/Disable threshold is a linear function of the supply voltage levels. The Enable/Disable threshold voltage level is compatible with standard TTL/CMOS and referenced to the lowest supply potential.

## Proper Layout Technique

A critical concern with any PCB layout is the establishment of a “healthy” ground plane. It is imperative to provide ground planes terminated close to inputs to minimize input capacitance. Additionally, the ground plane can be selectively removed from inputs to prevent load and supply currents from flowing near the input nodes.

In general the following guidelines apply to all PCB layout:

- Keep all traces as short as possible.
- Keep power supply bypass components as close to the chip as possible - extremely close.
- Create a healthy ground with low impedance and continuous ground pathways available to all grounded components board-wide.
- In high frequency applications on multi-level boards try to keep one level of board with continuous ground plane and minimum via cutouts - providing it is affordable.
- Provide extremely short loops from power pin to ground.
- If it is affordable, a ferrite bead is always of benefit to isolate device from Power Supply noise and the rest of the circuit from the noise of the device.

## Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL4543 drive capability is ultimately limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below  $T_{JMAX}$  (125°C). It is necessary to calculate the power dissipation for a given application prior to selecting package type. Power dissipation may be calculated:

$$PD = 3 \times \left( V_S \times I_{SMAX} + V_S \times \frac{\Delta V_O}{R_{LD}} \right) \quad (EQ. 1)$$

where:

- $V_S$  is the total power supply to the EL4543 (from  $V_{S+}$  to  $V_{S-}$ )
- $I_{SMAX}$  = Maximum quiescent supply current per channel
- $\Delta V_O$  = Maximum differential output voltage of the application
- $R_{LD}$  = Differential load resistance
- $I_{LOAD}$  = Load current

Having obtained the application's power dissipation, the maximum junction temperature can be calculated:

$$T_{JMAX} = T_{MAX} + \theta_{JA} \times PD \quad (EQ. 2)$$

where:

- $T_{JMAX}$  is the maximum junction temperature (125°C)
- $T_{MAX}$  is the maximum ambient operating temperature
- PD is the power dissipation calculated above
- $\theta_{JA}$  is the thermal resistance, junction to ambient, of the application (package + PCB combination). Refer to the Package Power Dissipation curves.
- **Note:**  
For the QFN package, the thermal pad is internally connected to VS- and may only be grounded in applications where a single supply is used and VS- is returned to ground. In applications where VS- is tied to a negative voltage the thermal pad must also be connected to the same negative voltage.

Refer to [TB389](#) for additional QFN PCB layout information.


## Application Circuit

### Video Transmission Along CAT5 Cable

VGA input RGB plus sync is connected with 75Ω termination to the inputs of the EL4543. Single-ended RGB video is converted to differential mode signals with  $H_{SYNC}$  and  $V_{SYNC}$  encoded on the common-mode of the three differential signals, respectively. The 50Ω output-terminated EL4543 drives the differential RGB with sync encoded common-mode to CAT5 twisted pair cables. Note this system, without signal frequency equalization, will satisfactorily transmit along up to 200ft of CAT5 twisted-pair. For longer cable lengths, frequency and gain equalization to compensate for signal degradation is recommended (EL9110) and a delay line technology (EL9115) to adjust for phase mismatch between signals at the receiving end.

# EL4543 and EL9110 Sync Extraction

FN7325 Rev 11.01  
Mar 13, 2024



NL - Not Loaded  
Inductor - Ferrite 68 Ohm

---

## ***EL4543/EL5375/EL8201 CAT5 RGB + Sync Video Transmission System***


Introducing a low cost turn-key system for transmitting component video over short to moderate CAT5 cable lengths (1 to 500 feet) with selectable cable loss and skew compensation. Using only 3 of the 4 pairs in standard CAT5 the 4<sup>th</sup> pair is available for audio, function control or data transmission; an additional benefit.

RGB video plus sync (5 channels) is received at the VGA terminal and presented single ended to the EL4543. The EL4543 converts single ended RGB into fully differential signals on three twisted pairs. Sync is encoded on the three RGB differential signals as differential common mode and then drives the differential signals with encoded sync through CAT5 cable. The common mode of the signals is extracted from the differential signals with a passive network of resistors and passed to the EL8201 for sync decoding. The differential signal is passed directly to the EL5375 where it is amplified, converted back into single ended format. Signal attenuation occurs in all transmission lines as a function of increasing cable length; this application system utilizes individual channel 2-pole compensation for cable lengths of 150, 300 and 500 feet. Additionally, the compensation network can be manipulated to provide some measure of cable prop delay skew compensation for slight differences in cable lengths between CAT5 pairs. Cable skew can best be done around the 300ft range by under compensating the shortest color pair (color on the left side of a vertical line) and over compensate the longest color pair (color on the right side of a vertical line). Around 450ft only the shortest color pair can be under compensated.

The board for the driver and receiver should use strip lines or strip line waveguides for the inputs and outputs of the drivers and receivers. The 75 $\Omega$  input and output strip lines waveguide on 0.06 inch epoxy board with ground back plain should be 0.016 inch wide with 0.01 inch space to ground area around them. The differential pair strip line waveguides should be two 0.045 inch 50 $\Omega$  lines spaced 0.01 inch apart and spaced 0.01 inch to ground area around them. This is a general guide and size values may vary for many reasons.

The receiver feedback and gain resistor network which goes directly to the minus input should be connected very close with minimal trace length and minimal capacitance to ground. The ground plane on the backside of the board, in back of these resistors and the minus input pin should be removed as well.

## EL4543/EL5375/EL8201 CAT5 RGB + Sync Video Transmission System



---

**Revision History**

| REVISION | DATE         | DESCRIPTION  |
|----------|--------------|--|
| 11.01    | Mar 13, 2024 | Updated Pinout diagrams.<br>Updated Ordering Information table.<br>Changed PODs to correct information.<br>Added Revision History section. |


## Package Outline Drawings

For the most recent package outline drawing, see [L20.4x4C](#).


L20.4x4C

20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE


Rev 0, 11/06




TOP VIEW




BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN



SIDE VIEW



DETAIL "X"

### NOTES:

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

For the most recent package outline drawing, see [M24.15](#).


M24.15

24 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

(QSOP/SSOP)

0.150" WIDE BODY

Rev 3, 2/13



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.