



## 87C198/87C198-16 COMMERCIAL CHMOS MICROCONTROLLER

### 8 Kbytes of OTPROM

- 8 Kbytes of On-Chip OTPROM
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 1.75  $\mu$ s 16 x 16 Multiply (16 MHz)
- 3.0  $\mu$ s 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- 16-Bit Watchdog Timer
- 8-Bit External Bus
- 12 MHz and 16 MHz Available
- Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Counter
- Pulse-Width-Modulated Output
- Four 16-Bit Software Timers
- 10-Bit A/D Converter with Sample/Hold

The 87C198 is the one time user programmable version of the low-cost 83C198/80C198. The 8XC198 family offers low-cost entry into Intel's powerful MCS®-96 16-bit microcontroller architecture. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

The 87C198 has 8 Kbytes of on-chip One Time Programmable Read Only Memory (OTPROM).

Bit, byte, word and some 32-bit operations are available on the 87C198. With a 16 MHz oscillator a 16-bit addition takes 0.50  $\mu$ s, and the instruction times average 0.37  $\mu$ s to 1.1  $\mu$ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

The 87C198 has a maximum guaranteed frequency of 12 MHz. The 87C198-16 has a maximum guaranteed frequency of 16 MHz. All references to the 87C198 also refer to the 87C198-16 unless otherwise noted.




Figure 1. 87C198 Block Diagram




Figure 2. Memory Map




Figure 3. Chip Configuration (2018H)

## PACKAGING

The 87C198 is available in a 52-pin PLCC package and an 80-pin QFP package. Contact your local sales office to determine the exact ordering code for the part desired.

### Package Designators:

N = 52-pin PLCC

S = 80-pin QFP

## Thermal Characteristics

Package Type	$\theta_{ja}$	$\theta_{jc}$
PLCC	40°C/W	
QFP	70°C/W	4°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.





Figure 4. 52-Pin PLCC Package



272034-4

**NOTE:**

N.C. means No Connect (do not connect these pins).

**Figure 5. 80-Pin QFP Package**

## PIN DESCRIPTIONS

Symbol	Name and Function
V <sub>CC</sub>	Main supply voltage (5V).
V <sub>SS</sub>	The PLCC package has 5 V <sub>SS</sub> pins and the QFP package has 12 V <sub>SS</sub> pins. All must be connected to digital ground.
V <sub>REF</sub>	Reference voltage for the A/D converter (5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V <sub>SS</sub> .
V <sub>PP</sub>	Programming Voltage. Also, timing pin for the return from powerdown circuit.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
RESET	Reset input to and open-drain output from the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition commences the 10-state Reset Sequence.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
E <sub>A</sub>	Input for memory select (External Access). E <sub>A</sub> equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. E <sub>A</sub> equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
R <sub>D</sub>	Read signal output to external memory. R <sub>D</sub> is activated only during external memory reads.
W <sub>R</sub>	Write output to external memory. W <sub>R</sub> will go low for every external write.
READY	Ready input to lengthen external memory cycles. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	4-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins set the Programming Mode on the EPROM device.

**PIN DESCRIPTIONS** (Continued)

Symbol	Name and Function
Port 2	Multi-functional port. All of its pins are shared with other functions in the 80C198.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Available as I/O only on the ROM and EPROM devices.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. In mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. In mode 0 the pin functions as input or output data.
EXTINT	A positive transition on the EXTINT pin will generate an external interrupt.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2.
PWM	The PWM output.
PMODE	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.
SID	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement.
PALE	Programming ALE Input. Accepted by the 87C196KB when it is in Slave Programming Mode. Used to indicate that Ports 3 and 4 contain a command/address.
PROG	Programming. Falling edge indicates valid data on PBUS and the beginning of programming. Rising edge indicates end of programming.
PVAL	Program Valid. This signal indicates the success or failure of programming in the Auto Programming Mode. A zero indicates successful programming.
PVER	Program Verification. Used in Slave Programming and Auto CLB Programming Modes. Signal is low after rising edge of PROG if the programming was not successful.
AINC	Auto Increment. Active low signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.
PORTS 3 and 4 (when programming)	Address/Command/Data Bus. Used to pass commands, addresses, and data to and from slave mode 87C196KBs. Used by chips in Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Should have pullups to V <sub>CC</sub> (15 k $\Omega$ ).

**ELECTRICAL CHARACTERISTICS****ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature  
under Bias ..... -55°C to +125°C

Storage Temperature ..... -65°C to +150°C

Voltage on V<sub>pp</sub> or E<sub>A</sub> to  
V<sub>SS</sub> or ANGND ..... -0.3V to +13.0V

Voltage on Any Other Pin to V<sub>SS</sub> .. -0.5V to +7.0V

Power Dissipation<sup>(1)</sup> ..... 1.5W

**NOTE:**

1. Power dissipation is based on package heat transfer limitations, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**OPERATING CONDITIONS**

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature Under Bias	0	+70	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.50	5.50	V
F <sub>OSC</sub>	Oscillator Frequency 12 MHz	3.5	12	MHz
F <sub>OSC</sub>	Oscillator Frequency 16 MHz	3.5	16	MHz

**NOTE:**

ANGND and V<sub>SS</sub> should be nominally at the same potential.

**DC CHARACTERISTICS**

Symbol	Description	Min	Max	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage <sup>(1)</sup>	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage on XTAL1	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
V <sub>IH2</sub>	Input High Voltage on RESET	2.6	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.3 0.45 1.5	V V V	I <sub>OL</sub> = 200 μA I <sub>OL</sub> = 32 mA I <sub>OL</sub> = 7 mA
V <sub>OH</sub>	Output High Voltage (Standard Outputs)	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5		V V V	I <sub>OH</sub> = -200 μA I <sub>OH</sub> = -3.2 mA I <sub>OH</sub> = -7 mA
I <sub>LI</sub>	Input Leakage Current (Std. Inputs)		±10	μA	0 < V <sub>IN</sub> < V <sub>CC</sub> - 0.3V
I <sub>LI1</sub>	Input Leakage Current (Port 0)		+3	μA	0 < V <sub>IN</sub> < V <sub>REF</sub>
I <sub>LI1</sub>	Logical 0 Input Current in Reset (ALE, RD, INST)		-6	mA	V <sub>IN</sub> = 0.45 V
Hyst	Hysteresis on RESET Pin	300		mV	

**NOTE:**

1. All pins except RESET and XTAL1.

**DC CHARACTERISTICS** (Continued)

Symbol	Description	Min	Typ(6)	Max	Units	Test Conditions
$I_{CC}$	Active Mode Current in Reset		50	60	mA	XTAL1 = 16 MHz $V_{CC} = V_{PP} = V_{REF} = 5.5V$
$I_{REF}$	A/D Converter Reference Current		2	5	mA	
$I_{IDLE}$	Idle Mode Current		10	25	mA	
$I_{CC1}$	Active Mode Current		15	25	mA	XTAL1 = 3.5 MHz
$I_{PD}$	Powerdown Mode Current		5	30	$\mu A$	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
$R_{RST}$	Reset Pullup Resistor	6K		50K	$\Omega$	
$C_S$	Pin Capacitance (Any Pin to $V_{SS}$ )			10	pF	$F_{TEST} = 1.0 \text{ MHz}$

**NOTES:**

(Notes apply to all specifications)

1. Standard Outputs include AD0-15, RD, WR, ALE, INST, HSO pins, PWM/P2.5, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The  $V_{OH}$  specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.

2. Standard Inputs include HSI pins, EA, READY, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.

3. Maximum current per pin must be externally limited to the following values if  $V_{OL}$  is held above 0.45V or  $V_{OH}$  is held below  $V_{CC} - 0.7V$ :

$I_{OL}$  on Output pins: 10 mA

$I_{OH}$  on Standard Output pins: 10 mA

4. Maximum current per bus pin (data and control) during normal operation is  $\pm 3.2 \text{ mA}$ .

5. During normal (non-transient) conditions the following total current limits apply:


HSO, P2.0, RXD, RESET  $I_{OL}$ : 29 mA  $I_{OH}$ : 26 mA

P2.5, WR  $I_{OL}$ : 13 mA  $I_{OH}$ : 11 mA

AD0-AD15  $I_{OL}$ : 52 mA  $I_{OH}$ : 52 mA

RD, ALE, INST  $I_{OL}$ : 13 mA  $I_{OH}$ : 13 mA

6. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and  $V_{REF} = V_{CC} = 5V$ .

**Figure 6.  $I_{CC}$  and  $I_{IDLE}$  vs Frequency**



**AC CHARACTERISTICS**

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns,  $F_{OSC} = 12/16$  MHz

The system must meet these specifications to work with the 87C198:

Symbol	Description	Min	Max	Units	Notes
$T_{AVYV}$	Address Valid to Ready Setup		$2 T_{OSC} - 75$	ns	
$T_{LLYV}$	ALE Low to READY Setup		$T_{OSC} - 60$	ns	
$T_{YLYH}$	Non READY Time	No upper limit		ns	
$T_{LLYX}$	READY Hold after ALE Low	$T_{OSC} - 15$	$2 T_{OSC} - 40$	ns	(Note 1)
$T_{AVDV}$	Address Valid to Input Data Valid		$3 T_{OSC} - 55$	ns	(Note 2)
$T_{RLDV}$	$\overline{RD}$ Active to Input Data Valid		$T_{OSC} - 23$	ns	(Note 2)
$T_{RHDZ}$	End of $\overline{RD}$ to Input Data Float		$T_{OSC} - 20$	ns	
$T_{RXDX}$	Data Hold after $\overline{RD}$ Inactive	0		ns	

**NOTES:**

1. If max is exceeded, additional wait states will occur.
2. When using wait states, add  $2 T_{OSC} \times n$ , where  $n$  = number of wait states.

**AC CHARACTERISTICS**

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns,  $F_{OSC}$  = 12/16 MHz


The 87C198 will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
FXTAL	Frequency on XTAL1 12 MHz	3.5	12	MHz	(Note 1)
FXTAL	Frequency on XTAL1 16 MHz	3.5	16	MHz	(Note 1)
TOSC	1/FXTAL 12 MHz	83.3	286	ns	
TOSC	1/FXTAL 16 MHz	62.5	286	ns	
T <sub>LHLH</sub>	ALE Cycle Time	4 T <sub>OSC</sub>		ns	(Note 3)
T <sub>LHLL</sub>	ALE High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 10	ns	
T <sub>AVLL</sub>	Address Setup to ALE Falling Edge	T <sub>OSC</sub> - 20		ns	
T <sub>LLAX</sub>	Address Hold after ALE Falling Edge	T <sub>OSC</sub> - 40		ns	
T <sub>LLRL</sub>	ALE Falling Edge to $\overline{RD}$ Falling Edge	T <sub>OSC</sub> - 35		ns	
T <sub>RLRH</sub>	$\overline{RD}$ Low Period	T <sub>OSC</sub> - 5	T <sub>OSC</sub> + 25	ns	(Note 3)
T <sub>RHLH</sub>	$\overline{RD}$ Rising Edge to ALE Rising Edge	T <sub>OSC</sub>	T <sub>OSC</sub> + 25	ns	(Note 2)
T <sub>RLAZ</sub>	$\overline{RD}$ Low to Address Float		5	ns	
T <sub>LLWL</sub>	ALE Falling Edge to $\overline{WR}$ Falling Edge	T <sub>OSC</sub> - 10		ns	
T <sub>QVWH</sub>	Data Stable to $\overline{WR}$ Rising Edge	T <sub>OSC</sub> - 23		ns	(Note 3)
T <sub>WLWH</sub>	$\overline{WR}$ Low Period	T <sub>OSC</sub> - 15	T <sub>OSC</sub> + 5	ns	(Note 3)
T <sub>WHQX</sub>	Data Hold after $\overline{WR}$ Rising Edge	T <sub>OSC</sub> - 15		ns	
T <sub>WHLH</sub>	$\overline{WR}$ Rising Edge to ALE Rising Edge	T <sub>OSC</sub> - 15	T <sub>OSC</sub> + 10	ns	(Note 2)
T <sub>WHBX</sub>	INST Hold after $\overline{WR}$ Rising Edge	T <sub>OSC</sub> - 15		ns	
T <sub>RHBX</sub>	INST Hold after $\overline{RD}$ Rising Edge	T <sub>OSC</sub> - 10		ns	
T <sub>WHAX</sub>	AD8-15 Hold after $\overline{WR}$ Rising Edge	T <sub>OSC</sub> - 30		ns	
T <sub>RHAX</sub>	AD8-15 Hold after $\overline{RD}$ Rising Edge	T <sub>OSC</sub> - 25		ns	


**NOTES:**

1. Testing performed at 3.5 MHz. However, the part is static by design and will typically operate below 1 Hz.
2. Assuming back-to-back bus cycles.
3. When using wait states, add  $2 T_{OSC} \times n$ , where  $n$  = number of wait states.

# System Bus Timings



# READY Timings (One Wait State)




272034-24

# EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency 12 MHz	3.5	12.0	MHz
$1/T_{XLXL}$	Oscillator Frequency 16 MHz	3.5	16.0	MHz
$T_{XLXL}$	Oscillator Period 12 MHz	83.3	286	ns
$T_{XLXL}$	Oscillator Period 16 MHz	62.5	286	ns
$T_{XHXX}$	High Time	21.25		ns
$T_{XLXX}$	Low Time	21.25		ns
$T_{XLXH}$	Rise Time		10	ns
$T_{XHXL}$	Fall Time		10	ns


# EXTERNAL CLOCK DRIVE WAVEFORMS




272034-25

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the  $V_{IL}$  and  $V_{IH}$  specifications the capacitance will not exceed 20 pF.


## EXTERNAL CRYSTAL CONNECTIONS




## EXTERNAL CLOCK CONNECTIONS



## AC TESTING INPUT, OUTPUT WAVEFORMS



## FLOAT WAVEFORMS



## EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

### Conditions:

- H - High
- L - Low
- V - Valid
- X - No Longer Valid
- Z - Floating

### Signals:

- A - Address
- D - DATA IN
- L - ALE/ADV
- Q - DATA OUT
- R - RD
- W - WR
- X - XTAL1
- Y - READY

## A TO D CHARACTERISTICS

There are two modes of A/D operation: with or without clock prescaler. The speed of the A/D converter can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 8 MHz. The conversion times with the prescaler turned on or off is shown in the table below.

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of  $V_{REF}$ .  $V_{REF}$  must be close to  $V_{CC}$  since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Converter Quick Reference for definition of A/D terms.

**Conversion Time**

<b>Clock Prescaler On IOC2.4 = 0</b>	<b>Clock Prescaler Off IOC2.4 = 1</b>
158 States 19.5 $\mu$ s @ 16 MHz	91 States 22.75 $\mu$ s @ 8 MHz

## A/D CONVERTER SPECIFICATIONS

<b>Parameter</b>	<b>Typical(1)</b>	<b>Minimum</b>	<b>Maximum</b>	<b>Units*</b>	<b>Notes</b>
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	$\pm 3$	LSBs	
Full Scale Error	$0.25 \pm 0.50$			LSBs	
Zero Offset Error	$-0.25 \pm 0.50$			LSBs	
Non-Linearity Error	$1.5 \pm 2.5$	0	$\pm 3$	LSBs	
Differential Non-Linearity Error		$> -1$	+2	LSBs	
Channel-to-Channel Matching	$\pm 0.1$	0	$\pm 1$	LSBs	
Repeatability	$\pm 0.25$			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/ $^{\circ}$ C LSB/ $^{\circ}$ C LSB/ $^{\circ}$ C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
$V_{CC}$ Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	$\Omega$	4
DC Input Leakage		0	3.0	$\mu$ A	
Sample Time: Prescaler On Prescaler Off	15 8			States States	
Sampling Capacitor	3			pF	

### NOTES:

\*An "LSB", as used here, has a value of approximately 5 mV.

1. Typical values are expected for most devices at 25 $^{\circ}$ C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

## EPROM SPECIFICATIONS

## EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
$T_A$	Ambient Temperature during Programming	20	30	°C
$V_{CC}, V_{PD}, V_{REF}^{(1)}$	Supply Voltages during Programming	4.5	5.5	V
$V_{EA}$	Programming Mode Supply Voltage	12.50	13.0	V <sup>(2)</sup>
$V_{PP}$	EPROM Programming Supply Voltage	12.50	13.0	V <sup>(2)</sup>
$V_{SS}, ANGND^{(3)}$	Digital and Analog Ground	0	0	V
$F_{OSC}$	Oscillator Frequency 12 MHz	6.0	12.0	MHz
$F_{OSC}$	Oscillator Frequency 16 MHz	6.0	16.0	MHz

## NOTES:

1.  $V_{CC}$ ,  $V_{PD}$  and  $V_{REF}$  should nominally be at the same voltage during programming.
2.  $V_{EA}$  and  $V_{PP}$  must never exceed the maximum voltage for any amount of time or the device may be damaged.
3.  $V_{SS}$  and  $ANGND$  should nominally be at the same voltage (0V) during programming.

## AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
$T_{SHLL}$	Reset High to First $\overline{PALE}$ Low	1100		$T_{OSC}$
$T_{LLH}$	$\overline{PALE}$ Pulse Width	40		$T_{OSC}$
$T_{AVLL}$	Address Setup Time	0		$T_{OSC}$
$T_{LLAX}$	Address Hold Time	50		$T_{OSC}$
$T_{LLVL}$	$\overline{PALE}$ Low to $\overline{PVER}$ Low		60	$T_{OSC}$
$T_{PLDV}$	$\overline{PROG}$ Low to Word Dump Valid		50	$T_{OSC}$
$T_{PHDX}$	Word Dump Data Hold		50	$T_{OSC}$
$T_{DVPL}$	Data Setup Time	0		$T_{OSC}$
$T_{PLDX}$	Data Hold Time	50		$T_{OSC}$
$T_{PLPH}$	$\overline{PROG}$ Pulse Width	40		$T_{OSC}$
$T_{PHLL}$	$\overline{PROG}$ High to Next $\overline{PALE}$ Low	120		$T_{OSC}$
$T_{LHPL}$	$\overline{PALE}$ High to $\overline{PROG}$ Low	220		$T_{OSC}$
$T_{PHPL}$	$\overline{PROG}$ High to Next $\overline{PROG}$ Low	120		$T_{OSC}$
$T_{PHIL}$	$\overline{PROG}$ High to $\overline{AINC}$ Low	0		$T_{OSC}$
$T_{ILIH}$	$\overline{AINC}$ Pulse Width	40		$T_{OSC}$
$T_{ILVH}$	$\overline{PVER}$ Hold after $\overline{AINC}$ Low	50		$T_{OSC}$
$T_{ILPL}$	$\overline{AINC}$ Low to $\overline{PROG}$ Low	170		$T_{OSC}$
$T_{PHVL}$	$\overline{PROG}$ High to $\overline{PVER}$ Low		90	$T_{OSC}$


17

## DC EPROM PROGRAMMING CHARACTERISTICS


Symbol	Description	Min	Max	Units
$I_{PP}$	$V_{PP}$ Supply Current (When Programming)		100	mA

## EPROM PROGRAMMING WAVEFORMS

## SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE




## SLAVE PROGRAMMING MODE IN WORD DUMP OR DATA VERIFY MODE WITH AUTO INCREMENT





**SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT**





## FUNCTIONAL DEVIATIONS

Devices marked with an "E" have the following errata.

### 1. HIGH SPEED INPUTS

The High Speed Input (HSI) has three deviations from the specifications.

#### NOTE:

"Events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine states may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time-tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into an empty FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

## REVISION HISTORY

This data sheet (272034-002) is valid for devices marked with an "E" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet and the previous version (-001).

1. The 12 MHz and 16 MHz devices were combined in this data sheet. The 87C198/87C194 12 MHz only data sheet (270899-002) is now obsolete.
2. Changes were made to the format of the data sheet and the SFR descriptions were removed.
3. The -001 version of this data sheet was valid for devices marked with a "B" or a "D" at the end of the top side tracking number.
4. The OSCILLATOR errata was removed.
5. An errata was not documented in the -001 data sheet for devices marked with a "B" or a "D". This is the DIVIDE DURING HOLD/READY errata. When HOLD or READY is active and DIV/DIVB is the last instruction in the queue, the divide result may be incorrect.

For more detailed information on the 87C198, refer to the *80C196KB User's Guide*, Order # 270651. The *80C196KB User's Guide* applies to the 87C198. Because the 87C198 is a reduced pin count version, some 80C196KB features are not available and are listed here:

1. PORT 1. PORT1 is a quasi-bidirectional port.
  - A. HOLD/H LDA. This feature is multiplexed on PORT1.5-7 and is not available.
2. The A/D converter loses four of its input channels, ACH0-3.
3. T2CAPTURE (P2.7) Timer2 Capture feature is not available.
4. T2UP/DN (P2.6) The Timer2 UP/DOWN feature is not available.
5. CLKOUT
6. NMI
7. BUSWIDTH
8. BHE
9. PACT