TOSHIBA CMOS Digital Integrated Circuit   Silicon Monolithic

TC9172AP,TC9227P,TC9228P

High Speed PLL with Built-In Prescaler

TC9172AP, TC9227P and TC9228P are high-speed PLL-LSI developed for digital tuning system use, and contain 2-modulus prescaler.

Features

- They contain prescaler, and can directly input the frequency signal of 120 MHz max. at FM band.
- Either pulse swallow dividing type or direct dividing type can be applied depending upon receiving band.
- Both high function type (DIP22 pin) and conventional type (DIP16 pin) are provided.

  High function type contains IF counter which counts IF signal at FM/AM band each and produces auto-stop signal.
- Reference frequency is supplied from the controller LSI, and no crystal oscillator is required on the PLL LSI.
- They have two phase comparator outputs, and can use two kinds of low pass filters without changing.
- Abundant general purpose input-output terminals make possible the control of radio frequency circuit part.
- Frequency input terminals are provided for FM and AM, independently.
- IF offset can be easily controlled at FM band.
- As serial ports are contained, control of all functions including frequency division number setting is performed through four serial bus lines.

TC9227P, TC9228P

DIP22-P-400-2.54

TC9172AP

DIP16-P-300-2.54A

Weight
DIP22-P-400-2.54: 2.1 g (typ.)
DIP16-P-300-2.54A: 1.0 g (typ.)

Pin Assignment (top view)

TC9227P, TC9228P

NC	1	22	V_{DD}
REF	2	21	FM_{IN}
SO	3	20	GND
SI	4	19	AM_{IN}
CK	5	18	TEST
STB	6	17	DO1
A-STP	7	16	DO2
IF_{IN}	8	15	OT6
IN1	9	14	OT5
(Note 1) OT1 / (IN2)	10	13	OT4
(Note 1) OT2 / (IN3)	11	12	OT3

TC9172AP

NC	1	16	V_{DD}
REF	2	15	FM_{IN}
SI	3	14	GND
CK	4	13	AM_{IN}
STB	5	12	TEST
OT1	6	11	DO1
OT2	7	10	DO2
OT3	8	9	OT4

Note 1:   Bracketed letters indicate TC9228P terminal name.

Others indicate common terminals.

Version Table

Production Name	TC9172AP	TC9227P	TC9228P
Package	DIP16 pin	DIP22 pin	DIP22 pin
Process	Silicon CMOS gate		
Frequency dividing type	Pulse swallow and direct dividing type		
Serial port	○	○	○
Input port	—	2	4
Output port	4	6	4
If counter	—	○	○
Phase comparator output	2	2	2
Supply voltage	5 V ± 10% single power supply		

Block Diagram

Note 2: Bracketed letters indicate TC9228P terminal name.

● Terminal does not exist in TC9172AP.

Pin Function

| Pin No.	Symbol	Pin Name	Explanation of Functions and Operations	Remarks
1, (1)	NC	No connection	—	—
2, (2)	REF	Reference frequency input	Input of reference frequency signal supplied from controller LSI. Bilt-in Amp. C coupling small amplitude operation.	
3, (—)	SO	Serial output	Serial I/O ports. Carries out between controller the setting of frequency dividing number, dividing type, and the transfer of data for controlling IF counter, general purpose I/O ports. As TC9172AP has no serial output mode. SO terminal does not exist. SO terminal is P-ch open drain output, and SI, CK, STB terminals are Schmitt trigger inputs.	
4, (3)	SI	Serial input		
5, (4)	CK	Clock signal input		
6, (5)	STB	Strobe signal input		
7, (—)	A-STP	Auto stop input	Inputs auto stop signal. It can be used as general purpose input port also. (TC9227P, TC9228P)	
8, (—)	IF$_{IN}$	IF signal input	IF signal input of IF counter to detect auto stop. Built-in Amp. C coupling small amplitude operation (TC9227P, TC9228P).	
9, (—)	IN1	General purpose input port	Freely usable general purpose input terminal (TC9227P, TC9228P)	
10, (6)	OT1 (IN2) (Note)	General purpose output ports	Freely usable general purpose output terminals. They can be used for switching control signal output of radio frequency circuit. • TC9172AP: 4 • TC9227P: 6 • TC9228P: 4 Note: In TC9228P, 10, 11 pins are indicated as input port.	
11, (7)	OT2 (IN3) (Note)			
12, (8)	OT3			
13, (9)	OT4			
14, (—)	OT5			
15, (—)	OT6			
16, (10)	DO2	Phase comparator outputs	Tri-state outputs of phase comparator. DO1, DO2 are parallel outputs.	
17, (11)	DO1			
18, (12)	TEST	Test terminal	Test mode control input. With pull-down resistance. Usually, used in OPEN state or GND connected.	

Pin No.	Symbol	Pin Name	Explanation of Functions and Operations	Remarks
19, (13)	AM_{IN}	AM local oscillator signal input	Programmable counter input at AM band. Built-in Amp. C coupling small amplitude operation.	
21, (15)	FM_{IN}	FM local oscillator signal input	Prescaler input at FM band. $f_{max} = 120$ MHz Built-in Amp. C coupling small amplitude operation.	
22, (16)	V_{DD}	Power supply terminal	Supply 5 V ± 10%	—
20, (14)	GND			

(   ): Terminal of TC9172AP

I/O Map

• TC9227P, TC9228P I/O map

	I/O	PLL (1)				General Purpose Output (2)			
Code		Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8
INPUT PORT (K)	0	Programmable counter dividing type setting							
		HF	ΔIF + 1	ΔIF − 1	FM				
	1	Programmable counter dividing number setting				General purpose output			
		P0	P1	P2	P3	OT1	OT2	OT3	OT4
	2	Same as above				General purpose output			
		P4	P5	P6	P7	OT5	OT6	░░░	░░░
	3	Same as above							
		P8	P9	P10	P11				
	4	Same as above							
		P12	P13	░░░	░░░				
	5								
	6	IF counter control							
		BUSY	WIDE	STOP	░░░				
	7	General purpose input							
		A-STP	IN1	IN2	IN3				
OUTPUT PORT (L)	8	Programmable counter dividing type setting							
		HF	ΔIF + 1	ΔIF − 1	FM				
	9	Programmable counter dividing number setting				General purpose output			
		P0	P1	P2	P3	OT1	OT2	OT3	OT4
	A	Same as above				General purpose output			
		P4	P5	P6	P7	OT5	OT6	░░░	░░░
	B	Same as above							
		P8	P9	P10	P11				
	C	Same as above							
		P12	P13	░░░	░░░				
	D	REF code data							
		1	2	4	░░░				
	E	IF counter control							
		START	WIDE	RESET	░░░				
	F	Chip select code data "1"				Chip select code data "2"			
		1	0	0	0	0	1	0	0

• TC9172AP I/O map

I/O Code		PLL (1)				General Purpose Output (2)			
		Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8
INPUT PORT (K)	0								
	1								
	2								
	3								
	4								
	5								
	6								
	7								
OUTPUT PORT (L)	8	Programmable counter dividing type setting							
		HF	ΔIF + 1	ΔIF − 1	FM				
	9	Programmable counter dividing number setting				General purpose output			
		P0	P1	P2	P3	OT1	OT2	OT3	OT4
	A	Same as above							
		P4	P5	P6	P7				
	B	Same as above							
		P8	P9	P10	P11				
	C	Same as above							
		P12	P13	▨					
	D								
	E								
	F	Chip select code data "1"				Chip select code data "2"			
		1	0	0	0	0	1	0	0

Note 3: TC9172AP contains no input port.

As it contains IF counter, there is no control port of it.

Operations

In TC9172AP, TC9227P, TC9228P as indicated in the block diagram, each function is controlled by accessing the ports connected with 4 bit data bus (Y) and code bus (C).

Each data on this data bus and code bus is conducted from the controller LSI by four terminals of SI, SO, CK, STB (three terminals of SI, CK, STB in the case of TC9172AP).

As control is all made with port, explanations will be given here chiefly about the functions of each port. These ports are constituted with 4 bit units, and selected by 4 bit code data. Code assignment of each port is shown in I/O map indicated previously. On the whole, code "0H~7H" is assigned to input port, and code "8H~FH" to output port.

Note 4: "Input port" and "Output port" mentioned here are always based on the controller LSI.

Thus, the port served when putting out data from controller LSI is called the output port, while the port (which data is taken from PLL side) to controller LSI is called the input port.

Note 5: In this explanation, code assignment of each port is encoded as shown below.


```
φ (K or L)    m  n
                  └── Low-ranking 3bit value "0~7" among 4bit code data.
              ┌── 1 : I/O port relating to PLL.
              └── 2 : I/O port of general purpose output terminal.
      └── Distinction between input/output port ┌ K : input ports
                                                └ L : output ports
```

(example)   φK17: General purpose input port
             φL21: General purpose output ports OT1~OT4

Programmable Counter

Programmable counter block is composed of two modulus prescaler, 4 bit + 10 bit programmable binary counter, and PLL I/O ports to control the above.

1.   PLL I/O Ports (φKL10~φKL14)

(1)   Exclusive PLL ports to entirely control frequency dividing number, dividing type and IF correction (IF offset) at FM band.

(2)   In TC9227P, TC9228P PLL ports are entirely I/O port structure. Therefore, it is possible to take the set data again into the controller LSI by accessing input port. (φK10~φK14)

(3)   PLL port configuration

(4) Setting of frequency dividing type

Selection of pulse swallow dividing type or direct dividing type is made by HF, FM ports. Make selection from the following three types according to the applied frequency band.

HF	FM	Frequency Dividing Type	Receiving Band Example	Input Frequency Range	Input Terminal	Frequency Dividing Number
0	0	Direct dividing	LW, MW, SW_L	0.5~10 MHz	AM_{IN}	n
1	0	$\left(\dfrac{1}{15}\Big/\dfrac{1}{16}\right)$ pulse swallow type	SW_H	8~60 MHz	AM_{IN}	n
0	1	Not use				
1	1	$\left(\dfrac{1}{2}\times\dfrac{1}{15}\Big/\dfrac{1}{16}\right)$ pulse swallow type	FM	50~140 MHz	FM_{IN}	2 n

Note 6:   n represents programmed frequency dividing numeral value.

(5) IF offset function at FM band

When pulse swallow dividing type is selected, it is possible to vary actual frequency dividing number by ±1 without changing the programmed dividing numerals by $\Delta IF \pm 1$ ports. Thus, it can be applied to IF offset at FM band. In the case of direct dividing type selection, IF off set function does not operate.

$\Delta IF + 1$	$\Delta IF - 1$	Frequency Dividing Number (AT FM band)
0	0	2 n
0	1	2 (n − 1)
1	0	2 (n + 1)
1	1	2 (n − 1)

(6) Setting of frequency dividing number

Dividing number of programmable counter is set on P0~P13 ports with binary.

- At pulse swallow type (14 bit)

MSB													LSB
P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0

2^{13} ←————————————————————————→ 2^{0}

Note 7:   Frequency dividing number setting range (pulse swallow type)

n = 210H~3FFFH (528~16383)

- At direct dividing type (10 bit)

MSB									LSB				
P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0

2^{9} ←————————————————————→ 2^{0} UNRELATED

Note 8:   Frequency dividing number setting range (direct dividing type)

n = 10H~3FFH (16~1023)

Note 9:   As the programmable counter is not provided with frequency dividing offset, the programmed dividing number becomes the actual frequency dividing number. However, in the case of FM band, the actual frequency dividing number becomes two times of programmed value.

Note 10: In the case of direct dividing type, P0~P3 port (ϕL11) data become unrelated, and P$_4$ port becomes LSB.

Note 11: Frequency dividing number is entirely renewed at the time of data setting of MSB port (ϕL14). For this reason, the data of MSB port (ϕL14) must be set at the end of dividing number setting.

Even when the data setting is considered unnecessary (when the data is same as the previous one), the data setting must be executed for MSB port (ϕL14).

2. Circuit Configuration of Prescaler and Programmable Counter.

(1)   Circuit configuration of pulse swallow dividing type
   The circuit is composed of 1/15, 1/16 2-modulus prescaler and binary programmable counter of 4 bit on N1 side and 10 bit on N2 side.
   In the case of FM band, 1/2 divider is added to the front stage of prescaler.

(2)   Circuit configuration of direct dividing type
   In this case, prescaler block is passed and N2 side counter 10 bits is used.

(3)   Both FM$_{IN}$, AM$_{IN}$ terminals have built-in amp. and small amplitude operation is possible with capacitor coupling.

Phase Comparator

Phase comparator compares the phase difference between the reference frequency signal applied to REF terminal and programmable counter dividing output signal, and puts out its error component. Further, it controls VCO through low pass filter as that the frequency and phase of these two signals may agree with each other.

1. **Two Tri-State Buffer DO1, DO2 Terminals are Put Out in Parallel from the Phase Comparator. For This Reason, Optimum Design of Filter Constant can be Made for Each of FM/AM Band.**

2. **Reference Frequency Signal is Supplied from the Controller LSI to the REF Terminal, and no Crystal Oscillator is Needed on PLL LSI.**

3. **REF Input has Built-In Amp. and Small Amplitude Operation is Possible with Capacitor Coupling.**

DO Output Timing Chart   Example of Active Low Pass Filter

Shown above are indicated DO output timing chart and example of active low pass filter circuit by darlington connection of FET and transistor.

IF Counter (TC9227P, TC9228P)

TC9227P, TC9228P have IF counter which counts intermediate frequency (IF) of FM or AM during auto search tuning, and produces auto stop signal when that frequency has entered in the specified range. TC9172AP contains no IF counter.

IF counter block is composed of 15 bit presettable counter and IF counter control ports.

1. Operation of IF Counter

IF counter counts IF signal of 10.7 MHz at FM band and 450 kHz at AM band, and its gate-time is made of the reference frequency signal supplied to REF input.

(1) IF_{IN} terminal has built-in amp. and is capable of making small amplitude operation with capacitor coupling.

(2)   IF counter has two kinds of detectability, WIDE/NARROW.

(3)   Gate time and detectability in each band are shown below.

Band	Reference Frequency (kHz)	Narrow		Wide	
		Gate Time (ms)	Detectability (Hz)	Gate Time (ms)	Detectability (Hz)
LW	1	20	450 k ± 600	5.0	450 k ± 2.4 k
SW	5	4.0	450 k ± 3 k	1.0	450 k ± 12 k
MW 9 k	9	2.2	450 k ± 5.4 k	0.55	450 k ± 21.6 k
MW 10 k	10	2.0	450 k ± 6 k	0.50	450 k ± 24 k
FM	12.5	1.6	10.7 M ± 15 k	0.4	10.7 M ± 60 k
	25	0.8		0.2	

2. IF Counter Control Output Port

(1) REF code data output port (φL15)

It sets the code data corresponding to the reference frequency which serves as time base. Never fail to set the code of the presently employed reference frequency signal.

- Reference frequency code table

Code Data	0	1*	2	3*	4	5	6	7
Reference Frequency	1 k	50 k	5 k	100 k	9 k	10 k	12.5 k	25 k

*: Code "1", "3" can not use.

(2) IF counter control output port (φL16)

"1" : IF counter reset (IF counter does not operate.)
"0" : IF counter normal operation

RESET — IF counter operation reset

WIDE — WIDE / NARROW selection
"1" : WIDE mode
"0" : NARROW mode

START — IF count starts : IF count is started whenever data "1" is setting.

(3) IF counter control input port (φK16)

STOP — IF counter detection result (Auto stop signal)
"1" : Inside of IF count detecting width (stop OK)
"0" : Outside of IF count detecting width (stop NG)

WIDE — WIDE / NARROW mode data input port
"1" : WIDE mode
"0" : NARROW mode

BUSY — IF counter operating monitor
"1" : IF counter is counting
"0" : IF counter counting is completed

Note 12: In the case of auto stop detection by IF counter, refer to the contents of STOP port after confirmation that BUSY port is "0" (counting completed).

Note 13: IF counter cannot be used when reference frequency of 50 kHz or 100 kHz is used at FM band or when IF off set is carried out.

The same applies to the case where frequency other than 10.7 MHz and 450 kHz is used for IF signal.

General Purpose Input and Output Ports

They have general purpose input/output terminals controlled with 4 bit units.
However, TC9172AP has output terminals only.

	Number of Input Terminal	Number of Output Terminal
TC9172AP	—	4
TC9227P	2	6
TC9228P	4	4

(1) General purpose output ports (φL21, φL22)

Note 14: TC9172AP has no φL22 port.

In the case of TC9228P, OT1, OT2 ports are not output terminals.

The set data is put out in positive logic.
Output terminals are CMOS structure. In TC9227P, TC9228P general purpose output ports are entirely I/O ports structure. Therefore, it is possible to take the set data again into the controller side by accessing input ports (φK21, φK22).

(2) General purpose input port (φK17)

Note 15: In TC9227P, data of IN2, IN3 ports is "0".

Further, TC9172AP has no general purpose input port.

Note 16: A-STP port is for auto stop signal input use, but it can be applied to other use.

Data is got in positive logic. Input terminals are CMOS structure.

Serial I/O Ports

As shown previously, each port is controlled through serial ports and serial bus line. Serial ports control the data transfer between the serial bus line and code data bus line of IC inside.

Number of input/output terminals of serial port is as follows:

TC9172AP .... 3 terminals (SI, CK, STB), without input port.

TC9227P, TC9228P............. 4 terminals (SO, SI, CK, STB), with input port.

SI, CK, STB terminals contain Schmitt trigger input, and SO terminal has P-ch FET open drain output construction.

Note 17: SO terminal needs external load resistance. (R_L = 2 k~3 kΩ)

Note 18: TC9172AP has no SO terminal.

1. Data Transfer Format

(1) Data output timing (access of output port)

Code data (C_1~C_8) 4 bits of output port and output data (Y1~Y8) 4 bits are serially transferred to SI terminal with the timing shown above.

SI data is read in with the rising of CK.

Note 19: During the designation of output port, code data "C_8" is "1" at all times.

(2) Data input timing (access of input port)

When code data (C_1~C_8) 4 bits of input port is transferred to SI terminal with the above timing, the data of designated port is output to SO terminal with 4 bit serial of Y1~Y8. SI data is read in with the rising of CK signal, and SO data is output with the rising of CK signal.

Note 20: During the designation of input port, code data "C_8" is "0" at all times.

2. Designation of Chip Select

Besides PLL IC, various peripheral option ICs can be connected on the serial bus line. It is necessary, therefore, to designate the IC connected with controller LSI through bus line, between which data is to be transferred.

Chip select code is provided to designate the controlled IC on the bus line.

Select code for designating TC9172AP, TC9227P and TC9228P is as follows:
- Chip select code for PLL I/O ports: 1
- Chip select code for general purpose output ports: 2

(1) Select code is set up to the chip select code data output port. (code "FH")

(2) Select code must be set up first at the time of serial data transfer.

(3) Select code once set maintains the same data unless otherwise designated, and so, there is no need of designating select code every time serial data is transferred.

3. Pulse Width of Serial Timing

Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage	V_{DD}	−0.3~6.0	V
Input voltage	V_{IN}	−0.3~V_{DD} + 0.3	V
Power dissipation	P_D	300	mW
Operating temperature	T_{opr}	−30~75	°C
Storage temperature	T_{stg}	−55~125	°C

Electrical Characteristics (unless otherwise specified, Ta = 25°C, V_{DD} = 5 V)

Characteristics	Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
Operating supply voltage range	V_{DD}	—		*	4.5	5.0	5.5	V
Operating supply current	I_{DD}	—	FM_{IN} = 120 MHz		—	15	25	mA

Note 21: * Marked characteristics are guaranteed in a range of V_{DD} = 4.5~5.5 V, Ta = −30~75°C.

Operating Frequency Range

Characteristics	Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
FM_{IN}	f_{FM1}	1	V_{IN} = 0.5 V_{p-p}	*	50	~	140	MHz
FM_{IN}	f_{FM2}	1	V_{IN} = 0.3 V_{p-p}	*	50	~	120	MHz
AM_{IN} (HF mode)	f_{AMH}	1	V_{IN} = 0.3 V_{p-p}	*	8	~	60	MHz
AM_{IN} (LF mode)	f_{AML}	1	V_{IN} = 0.3 V_{p-p}	*	0.5	~	10	MHz
IF_{IN}	f_{IF}	—	V_{IN} = 0.3 V_{p-p}	*	0.4	~	13	MHz
REF input	f_{REF}	—	V_{IN} = 0.2 V_{p-p}	*	1	~	100	kHz

Note 21: * Marked characteristics are guaranteed in a range of V_{DD} = 4.5~5.5 V, Ta = −30~75°C.

Operating Input Amplitude Range

Characteristics	Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
FM_{IN}	$V_{IN1 (FM)}$	1	f_{IN} = 50~140 MHz	*	0.5	~	V_{DD} − 0.5	V_{p-p}
FM_{IN}	$V_{IN2 (FM)}$	1	f_{IN} = 50~120 MHz	*	0.3	~	V_{DD} − 0.5	V_{p-p}
AM_{IN} (HF mode)	$V_{IN (AMH)}$	1	f_{IN} = 8~60 MHz	*	0.3	~	V_{DD} − 0.5	V_{p-p}
AM_{IN} (LF mode)	$V_{IN (AML)}$	1	f_{IN} = 0.5~10 MHz	*	0.3	~	V_{DD} − 0.5	V_{p-p}
IF_{IN}	$V_{IN (IF)}$	—	f_{IN} = 0.4~13 MHz	*	0.3	~	V_{DD} − 0.5	V_{p-p}
REF input	$V_{IN (REF)}$	—	f_{IN} = 1~100 kHz	*	0.2	~	V_{DD}	V_{p-p}

Note 21: * Marked characteristics are guaranteed in a range of V_{DD} = 4.5~5.5 V, Ta = −30~75°C.

OT1~6, DO1~2, SO

Characteristics		Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Output current	"H" level	I_{OH}	—	V_{OH} = 4V, SO terminal is excepted	−0.5	−1.0	—	mA
	"L" level	I_{OL}	—	V_{OL} = 1 V, SO terminal is excepted	0.5	10	—	
SO terminal output current		I_{SO}	—	V_{OH} = 4 V	−2.0	−3.0	—	mA
SO terminal off leak current		I_{OFF}	—	V_{OUT} = 0 V	—	—	−1.0	μA
DO terminal tri-state leakage current		I_{TL}	—	V_{TLH} = 5 V, V_{TLL} = 0 V	—	—	±0.5	μA

IN1~3, SI, CK, STB, A-STP

Characteristics		Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Input current	"H" level	I_{IH}	—	V_{IH} = 5 V	—	—	1.0	μA
	"L" level	I_{IL}	—	V_{IL} = 0 V	—	—	−1.0	
Input voltage	"H" level	V_{IH}	—	—	4.0	~	5.0	V
	"L" level	V_{IL}	—	—	0	~	1.0	

Test Circuit

TC9227P, TC9228P

TC9172AP

Example for Application Circuit

 (TC9227P)

Package Dimensions

DIP22-P-400-2.54   Unit: mm

Weight: 2.1 g (typ.)

Package Dimensions

DIP16-P-300-2.54A   Unit : mm

Weight: 1.0 g (typ.)

RESTRICTIONS ON PRODUCT USE