PCM Codec-Filter

The MC145554, MC145557, MC145564, and MC145567 are all per channel PCM Codec–Filters. These devices perform the voice digitization and reconstruction as well as the band limiting and smoothing required for PCM systems. They are designed to operate in both synchronous and asynchronous applications and contain an on–chip precision voltage reference. The MC145554 (Mu–Law) and MC145557 (A–Law) are general purpose devices that are offered in 16–pin packages. The MC145564 (Mu–Law) and MC145567 (A–Law), offered in 20–pin packages, add the capability of analog loopback and push–pull power amplifiers with adjustable gain.

These devices have an input operational amplifier whose output is the input to the encoder section. The encoder section immediately low–pass filters the analog signal with an active R–C filter to eliminate very–high–frequency noise from being modulated down to the pass band by the switched capacitor filter. From the active R–C filter, the analog signal is converted to a differential signal. From this point, all analog signal processing is done differentially. This allows processing of an analog signal that is twice the amplitude allowed by a single–ended design, which reduces the significance of noise to both the inverted and non–inverted signal paths. Another advantage of this differential design is that noise injected via the power supplies is a common–mode signal that is cancelled when the inverted and non–inverted signals are recombined. This dramatically improves the power supply rejection ratio.

After the differential converter, a differential switched capacitor filter band passes the analog signal from 200 Hz to 3400 Hz before the signal is digitized by the differential compressing A/D converter.

The decoder accepts PCM data and expands it using a differential D/A converter. The output of the D/A is low–pass filtered at 3400 Hz and sinX/X compensated by a differential switched capacitor filter. The signal is then filtered by an active R–C filter to eliminate the out–of–band energy of the switched capacitor filter.

These PCM Codec—Filters accept both long—frame and short—frame industry standard clock formats. They also maintain compatibility with Motorola's family of TSACs and MC3419/MC34120 SLIC products.

The MC145554/57/64/67 family of PCM Codec–Filters utilizes CMOS due to its reliable low–power performance and proven capability for complex analog/digital VLSI functions.


MC145554/57 (16-Pin Package)


- Fully Differential Analog Circuit Design for Lowest Noise
- Performance Specified for Extended Temperature Range of 40 to + 85°C
- Transmit Band-Pass and Receive Low-Pass Filters On-Chip
- Active R-C Pre-Filtering and Post-Filtering
- Mu-Law Companding MC145554
- A-Law Companding MC145557
- On-Chip Precision Voltage Reference (2.5 V)
- Typical Power Dissipation of 40 mW, Power Down of 1.0 mW at ± 5 V

MC145564/67 (20-Pin Package) — All of the Features of the MC145554/57 Plus:


- Mu-Law Companding MC145564
- A-Law Companding MC145567
- Push-Pull Power Drivers with External Gain Adjust
- Analog Loopback

MC145554 MC145557 MC145564 MC145567






PIN ASSIGNMENTS



FUNCTIONAL BLOCK DIAGRAM



^{*} MC145564 and MC145567 only.

DEVICE DESCRIPTION

A codec–filter is used for digitizing and reconstructing the human voice. These devices were developed primarily for the telephone network to facilitate voice switching and transmission. Once the voice is digitized, it may be switched by digital switching methods or transmitted long distance (T1, microwave, satellites, etc.) without degradation. The name codec is an acronym from "COder" (for the A/D used to digitize voice) and "DECoder" (for the D/A used for reconstructing voice). A codec is a single device that does both the A/D and D/A conversions.

To digitize intelligible voice requires a signal-to-distortion ratio of about 30 dB over a dynamic range of about 40 dB. This can be accomplished with a linear 13-bit A/D and D/A, but will far exceed the required signal-to-distortion ratio at amplitudes greater than 40 dB below the peak amplitude. This excess performance is at the expense of data per sample. Methods of data reduction are implemented by compressing the 13-bit linear scheme to companded 8-bit schemes. There are two companding schemes used: Mu-255 Law specifically in North America, and A-Law specifically in Europe. These companding schemes are accepted world wide. These companding schemes follow a segmented or "piecewise-linear" curve formatted as sign bit, three chord bits, and four step bits. For a given chord, all sixteen of the steps have the same voltage weighting. As the voltage of the analog input increases, the four step bits increment and carry to the three chord bits which increment. When the chord bits increment, the step bits double their voltage weighting. This results in an effective resolution of six bits (sign + chord + four step bits) across a 42 dB dynamic range (seven chords above zero, by 6 dB per chord). Tables 3 and 4 show the linear quantization levels to PCM words for the two companding schemes.

In a sampling environment, Nyquist theory says that to properly sample a continuous signal, it must be sampled at a frequency higher than twice the signal's highest frequency component. Voice contains spectral energy above 3 kHz, but its absence is not detrimental to intelligibility. To reduce the digital data rate, which is proportional to the sampling rate, a sample rate of 8 kHz was adopted, consistent with a bandwidth of 3 kHz. This sampling requires a low–pass filter to limit the high frequency energy above 3 kHz from distorting the in–band signal. The telephone line is also subject to 50/60 Hz power line coupling, which must be attenuated from the signal by a high–pass filter before the A/D converter.

The D/A process reconstructs a staircase version of the desired in–band signal, which has spectral images of the in–band signal modulated about the sample frequency and its harmonics. These spectral images, called aliasing components, need to be attenuated to obtain the desired signal. The low–pass filter used to attenuate these aliasing components is typically called a reconstruction or smoothing filter.

The MC145554/57/64/67 PCM Codec–Filters have the codec, both presampling and reconstruction filters, and a precision voltage reference on–chip, and require no external components.

PIN DESCRIPTION

DIGITAL

FSR

Receive Frame Sync

This is an 8 kHz enable that must be synchronous with BCLKR. Following a rising FSR edge, a serial PCM word at DR is clocked by BCLKR into the receive data register. FSR also initiates a decode on the previous PCM word. In the absence of FS χ , the length of the FSR pulse is used to determine whether the I/O conforms to the Short Frame Sync or Long Frame Sync convention.

D_{R}

Receive Digital Data Input

BCLKR/CLKSEL

Receive Data Clock and Master Clock Frequency Selector

If this input is a clock, it must be between 128 kHz and 4.096 MHz, and synchronous with FS $_{R}$. In synchronous applications this pin may be held at a constant level; then BCLK $_{\chi}$ is used as the data clock for both the transmit and receive sides, and this pin selects the assumed frequency of the master clock (see Table 1 in **Functional Description**).

MCLK_R/PDN

Receive Master Clock and Power-Down Control

Because of the shared DAC architecture used on these devices, only one master clock is needed. Whenever FS χ is clocking, MCLK χ is used to derive all internal clocks, and the MCLK χ /PDN pin merely serves as a power–down control. If MCLK χ /PDN pin is held low or is clocked (and at least one of the frame syncs is present), the part is powered up. If this pin is held high, the part is powered down. If FS χ is absent but FS χ is still clocking, the device goes into receive half–channel mode, and MCLK χ (if clocking) generates the internal clocks.

MCLKx

Transmit Master Clock

This clock is used to derive the internal sequencing clocks; it must be 1.536 MHz, 1.544 MHz, or 2.048 MHz.

BCLK_X

Transmit Data Clock

BCLK_X may be any frequency between 128 kHz and 4.096 MHz, but it should be synchronous with MCLK_X.

D_{X}

Transmit Digital Data Output

This output is controlled by $FS\chi$ and $BCLK\chi$ to output the PCM data word; otherwise this pin is in a high-impedance state.

FSx

Transmit Frame Sync

This is an 8 kHz enable that must be synchronous with $BCLK_X$. A rising FS_X edge initiates the transmission of a

serial PCM word, clocked by BCLK χ , out of D χ . If the FS χ pulse is high for more than eight BCLK χ periods, the D χ and TS χ outputs will remain in a low–impedance state until FS χ is brought low. The length of the FS χ pulse is used to determine whether the transmit and receive digital I/O conforms to the Short Frame Sync or to the Long Frame Sync convention.

TSχ

Transmit Time Slot Indicator

This is an open–drain output that goes low whenever the D_X output is in a low–impedance state (i.e., during the transmit time slot when the PCM word is being output) for enabling a PCM bus driver.

ANLB

Analog Loopback Control Input (MC145564/67 Only)

When held high, this pin causes the input of the transmit RC active filter to be disconnected from GS_X and connected to VPO+ for analog loopback testing. This pin is held low in normal operation.

ANALOG

GSX

Gain-Setting Transmit

This output of the transmit gain—adjust operational amplifier is internally connected to the encoder section of the device. It must be used in conjunction with VF_XI— and VF_XI+ to set the transmit gain for a maximum signal amplitude of 2.5 V peak. This output can drive a 600 Ω load to 2.5 V peak.

VF_XI-

Voice—Frequency Transmit Input (Inverting)

This is the inverting input of the transmit gain—adjust operational amplifier.

VFχI+

Voice—Frequency Transmit Input (Non—Inverting)

This is the non-inverting input of the transmit gain-adjust operational amplifier.

VF_RO

Voice-Frequency Receive Output

This receive analog output is capable of driving a 600 Ω load to 2.5 V peak.

VPI

Voltage Power Input (MC145564/67 Only)

This is the inverting input to the first receive power amplifier. Both of the receive power amplifiers can be powered down by connecting this input to VBB.

VPO-

Voltage Power Output (Inverted) (MC145564/67 Only)

This inverted output of the receive push–pull power amplifiers can drive 300 Ω to 3.3 V peak.

VPO+

Voltage Power Output (Non-Inverted) (MC145554/67 Only)

This non–inverted output of the receive push–pull power amplifier pair can drive 300 Ω to 3.3 V peak.

POWER SUPPLY

GNDA

Analog Ground

This terminal is the reference level for all signals, both analog and digital. It is 0 V.

VCC

Positive Power Supply

V_{CC} is typically 5 V.

V_{BB}

Negative Power Supply

V_{BB} is typically – 5 V.

FUNCTIONAL DESCRIPTION

ANALOG INTERFACE AND SIGNAL PATH

The transmit portion of these codec-filters includes a lownoise gain setting amplifier capable of driving a 600 Ω load. Its output is fed to a three-pole anti-aliasing pre-filter. This pre-filter incorporates a two-pole Butterworth active lowpass filter, and a single passive pole. This pre-filter is followed by a single ended-to-differential converter that is clocked at 256 kHz. All subsequent analog processing utilizes fully differential circuitry. The next section is a fully-differential, five-pole switched capacitor low-pass filter with a 3.4 kHz passband. After this filter is a 3-pole switched-capacitor high-pass filter having a cutoff frequency of about 200 Hz. This high-pass stage has a transmission zero at dc that eliminates any dc coming from the analog input or from accumulated operational amplifier offsets in the preceding filter stages. The last stage of the high-pass filter is an autozeroed sample and hold amplifier.

One bandgap voltage reference generator and digital—to—analog converter (DAC) are shared by the transmit and receive sections. The autozeroed, switched—capacitor bandgap reference generates precise positive and negative reference voltages that are independent of temperature and power supply voltage. A binary—weighted capacitor array (CDAC) forms the chords of the companding structure, while a resistor string (RDAC) implements the linear steps within each chord. The encode process uses the DAC, the voltage reference, and a frame—by—frame autozeroed comparator to implement a successive—approximation conversion algorithm. All of the analog circuitry involved in the data conversion — the voltage reference, RDAC, CDAC, and comparator — are implemented with a differential architecture.

The receive section includes the DAC described above, a sample and hold amplifier, a five–pole 3400 Hz switched capacitor low–pass filter with sinX/X correction, and a two–pole active smoothing filter to reduce the spectral components of the switched capacitor filter. The output of the smoothing filter is a power amplifier that is capable of driving a 600 Ω load. The MC145564 and MC145567 add a pair of power amplifiers that are connected in a push–pull configuration; two external resistors set the gain of both of the

complementary outputs. The output of the second amplifier may be internally connected to the input of the transmit anti–aliasing filter by bringing the ANLB pin high. The power amplifiers can drive unbalanced 300 Ω loads or a balanced 600 Ω load; they may be powered down independent of the rest of the chip by tying the VPI pin to VBB.

MASTER CLOCKS

Since the codec–filter design has a single DAC architecture, only one master clock is used. In normal operation (both frame syncs clocking), the MCLK χ is used as the master clock, regardless of whether the MCLK $_R$ /PDN pin is clocking or low. The same is true if the part is in transmit half–channel mode (FS χ clocking, FS $_R$ held low). But if the codec–filter is in the receive half–channel mode, with FS $_R$ clocking and FS χ held low, MCLK $_R$ is used for the internal master clock if it is clocking; if MCLK $_R$ is low, then MCLK χ is still used for the internal master clock. Since only one of the master clocks is used at any given time, they need not be synchronous.

The master clock frequency must be 1.536 MHz, 1.544 MHz, or 2.048 MHz. The frequency that the codec—filter expects depends upon whether the part is a Mu–Law or an A–Law part, and on the state of the BCLKR/CLKSEL pin. The allowable options are shown In Table 1. When a level (rather than a clock) is provided for BCLKR/CLKSEL, BCLKX is used as the bit clock for both transmit and receive.

Table 1. Master Clock Frequency Determination

	Master Clock Frequency Expected						
BCLK _R /CLKSEL	MC145554/64	MC145557/67					
Clocked, 1, or Open	1.536 MHz 1.544 MHz	2.048 MHz					
0	2.048 MHz	1.536 MHz 1.544 MHz					

FRAME SYNCS AND DIGITAL I/O

These codec–filters can accommodate both of the industry standard timing formats. The Long Frame Sync mode is used by Motorola's MC145500 family of codec–filters and the UDLT family of digital loop transceivers. The Short Frame Sync mode is compatible with the IDL (Interchip Digital Link) serial format used in Motorola's ISDN family and by other companies in their telecommunication devices. These codec–filters use the length of the transmit frame sync (FSX) to determine the timing format for both transmit and receive unless the part is operating in the receive half–channel mode.

In the Long Frame Sync mode, the frame sync pulses must be at least three bit clock periods long. The D χ and TS χ outputs are enabled by the logical ANDing of FS χ and BCLK χ ; when both are high, the sign bit appears at the D χ output. The next seven rising edges of BCLK χ clock out the

remaining seven bits of the PCM word. The D χ and TS χ outputs return to a high impedance state on the falling edge of the eighth bit clock or the falling edge of FS χ , whichever comes later. The receive PCM word is clocked into D $_R$ on the eight falling BCLK $_R$ edges following an FS $_R$ rising edge.

For Short Frame Sync operation, the frame sync pulses must be one bit clock period long. On the first BCLK χ rising edge after the falling edge of BCLK χ has latched FS χ high, the D χ and TS χ outputs are enabled and the sign bit is presented on D χ . The next seven rising edges of BCLK χ clock out the remaining seven bits of the PCM word; on the eighth BCLK χ falling edge, the D χ and TS χ outputs return to a high impedance state. On the second falling BCLK χ edge following an FS χ rising edge, the receive sign bit is clocked into D χ . The next seven BCLK χ falling edges clock in the remaining seven bits of the receive PCM word.

Table 2 shows the coding format of the transmit and receive PCM words.

HALF-CHANNEL MODES

In addition to the normal full-duplex operating mode, these codec-filters can operate in both transmit and receive halfchannel modes. Transmit half-channel mode is entered by holding FSR low. The VFRO output goes to analog ground but remains in a low impedance state (to facilitate a hybrid interface); PCM data at DR is ignored. Holding FS x low while clocking FSR puts these devices in the receive half-channel mode. In this state, the transmit input operational amplifier continues to operate, but the rest of the transmit circuitry is disabled; the Dx and TSx outputs remain in a high impedance state. MCLKR is used as the internal master clock if it is clocking. If MCLKR is not clocking, then MCLKX is used for the internal master clock, but in that case it should be synchronous with FSR. If BCLKR is not clocking, BCLKX will be used for the receive data, just as in the full-channel operating mode. In receive half-channel mode only, the length of the FSR pulse is used to determine whether Short Frame Sync or Long Frame Sync timing is used at DR.

POWER-DOWN

Holding both FS χ and FS $_R$ low causes the part to go into the power–down state. Power–down occurs approximately 2 ms after the last frame sync pulse is received. An alternative way to put these devices in power–down is to hold the MCLKR/PDN pin high. When the chip is powered down, the D χ , TS χ , and GS χ outputs are high impedance, the VF $_R$ O, VPO–, and VPO+ operational amplifiers are biased with a trickle current so that their respective outputs remain stable at analog ground. To return the chip to the power–up state, MCLKR/PDN must be low or clocking and at least one of the frame sync pulses must be present. The D χ and TS χ outputs will remain in a high–impedance state until the second FS χ pulse after power–up.

Table 2. PCM Data Format

	Mu-	Law (MC145554	/64)	A-Law (MC145557/67)				
Level	Sign Bit	Chord Bits	Step Bits	Sign Bit	Chord Bits	Step Bits		
+ Full Scale	1	000	0000	1	010	1010		
+ Zero	1	111	1111	1	101	0101		
– Zero	0	1 1 1	1111	0	101	0101		
- Full Scale	0	000	0000	0	010	1010		

MAXIMUM RATINGS (Voltage Referenced to GNDA)

Rating		Symbol	Value	Unit
DC Supply Voltage	V_{CC} to V_{BB} V_{CC} to GNDA V_{BB} to GNDA		- 0.5 to + 13 - 0.3 to + 7.0 - 7.0 to + 0.3	V
Voltage on Any Analog Input	t or Output Pin		V _{BB} – 0.3 to V _{CC} + 0.3	V
Voltage on Any Digital Input	or Output Pin		GNDA – 0.3 to V _{CC} + 0.3	V
Operating Temperature Ran	T _A	- 40 to + 85	°C	
Storage Temperature Range)	T _{stg}	- 85 to + 150	°C

This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$.

≤ (V_{in} or V_{out}) ≤ V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., V_{BB}, GNDA, or V_{CC}).

POWER SUPPLY $(T_A = -40 \text{ to } + 85^{\circ}\text{C})$

Characteris	Min	Тур	Max	Unit	
DC Supply Voltage	V _{CC} V _{BB}	4.75 - 4.75	5.0 - 5.0	5.25 - 5.25	V
Active Power Dissipation (No Load)	MC145554/57 MC145564/67 MC145564/67, VPI = V _{BB}	_ _ _	40 45 40	60 70 60	mW
Power–Down Dissipation (No Load)	MC145554/57 MC145564/67 MC145564/67, VPI = V _{BB}		1.0 2.0 1.0	3.0 5.0 3.0	mW

DIGITAL LEVELS (V_{CC} = 5 V \pm 5%, V_{BB} = -5 V \pm 5%, GNDA = 0 V, T_A = -40 to +85°C)

Characteristic	Symbol	Min	Max	Unit	
Input Low Voltage		V _{IL}	-	0.6	V
Input High Voltage		VIH	2.2	_	V
Output Low Voltage	D_X or TS_X , $I_{OL} = 3.2$ mA	V _{OL}	-	0.4	V
Output High Voltage	D_X , $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -1.6 \text{ mA}$	Vон	2.4 V _{CC} – 0.5	_	V
Input Low Current	$\text{GNDA} \leq \text{V}_{in} \leq \text{V}_{CC}$	Ι _{ΙL}	– 10	+ 10	μΑ
Input High Current	$\text{GNDA} \leq \text{V}_{in} \leq \text{V}_{CC}$	lіН	– 10	+ 10	μΑ
Output Current in High Impedance State	$GNDA \leq D_X \leq V_{CC}$	loz	– 10	+ 10	μА

ANALOG ELECTRICAL CHARACTERISTICS

(V_{CC} = + 5 V \pm 5%, V_{BB} = - 5 V \pm 5%, VF_XI – Connected to GS_X, T_A = - 40 to + 85°C)

Characteri	Min	Тур	Max	Unit	
Input Current ($-2.5 \le V_{in} \le +2.5 \text{ V}$)	VFχI+, VFχI–	_	± 0.05	± 0.2	μΑ
AC Input Impedance to GNDA (1 kHz)	VF _X I+, VF _X I-	10	20	_	MΩ
Input Capacitance	VF _X I+, VF _X I-	_	_	10	pF
Input Offset Voltage of GS _X Op Amp	VF _X I+, VF _X I-	_	_	± 25	mV
Input Common Mode Voltage Range	VF _X I+, VF _X I-	- 2.5	_	2.5	V
Input Common Mode Rejection Ratio	VF _X I+, VF _X I-	_	65	_	dB
Unity Gain Bandwidth of GS _X Op Amp (R _{load}	≥ 10 kΩ)	_	1000	_	kHz
DC Open Loop Gain of GS _X Op Amp (R _{load} ≥	10 kΩ)	75	_	_	dB
Equivalent Input Noise (C-Message) Between	VF _X I+ and VF _X I– at GS _X	_	-20	_	dBrnC0
Output Load Capacitance for GS _X Op Amp		0	_	100	pF
Output Voltage Range for GS _X	- 3.5 - 2.8	_ _	+ 3.5 + 2.8	V	
Output Current (− 2.8 V ≤ V _{Out} ≤ + 2.8 V)	± 5.0	_	_	mA	
Output Impedance VF _R O (0 to 3.4 kHz)		_	1	_	Ω
Output Load Capacitance for VFRO		0	_	500	pF
VF _R O Output DC Offset Voltage Referenced to	GNDA	_	_	± 100	mV
Transmit Power Supply Rejection	Positive, 0 to 100 kHz, C–Message Negative, 0 to 100 kHz, C–Message	45 45	_ _	_	dBC
Receive Power Supply Rejection	Positive, 0 to 100 kHz, C-Message Positive, 4 kHz to 25 kHz Positive, 25 kHz to 50 kHz Negative, 0 to 100 kHz, C-Message Negative, 4 kHz to 25 kHz Negative, 25 kHz to 50 kHz	50 50 43 50 45 38			dBC dB dB dBC dB
MC145564/67 Power Drivers	140gative, 25 Ki iz to 50 Ki iz			<u> </u>	l ab
Input Current ($-1 \text{ V} \leq \text{VPI} \leq +1 \text{ V}$)	VPI		±0.05	±0.5	μА
Input Resistance (– 1 V ≤ VPI ≤ + 1 V)	VPI	5	10	_	MΩ
Input Offset Voltage (VPI Connected to VPO-)	VPI		_	±50	mV
Output Resistance, Inverted Unity Gain	VPO+ or VPO-		1	_	Ω
Unity Gain Bandwidth, Open Loop	VPO-		400	_	kHz
Load Capacitance ($\infty \Omega \ge R_{load} \ge 300 \Omega$)	VPO+ or VPO- to GNDA	0	_	1000	pF
Gain from VPO- to VPO+ ($R_{load} = 300 \Omega$, VPO = 1.77 Vrms, +3 dBm0)	D+ to GNDA Level at VPO-	_	-1	_	V/V
Maximum 0 dBm0 Level for Better than \pm 0.1 d Range $-$ 10 dBm0 to + 3 dBm0 (For R $_{load}$ b and VPO $-$)		3.3 3.5 4.0	_ _ _	_ _ _	Vrms
Power Supply Rejection of V_{CC} or V_{BB} (VPO-VPO+ or VPO- to GNDA	- Connected to VPI) 0 to 4 kHz 4 to 50 kHz	55 35	_	_	dB
Differential Power Supply Rejection of V _{CC} or	50			dB	

ANALOG TRANSMISSION PERFORMANCE

 $(V_{CC} = + 5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%, \text{ GNDA} = 0 \text{ V}, 0 \text{ dBm0} = 1.2276 \text{ Vrms} = + 4 \text{ dBm } @ 600 \ \Omega, \text{ FS}_X = \text{FS}_R = 8 \text{ kHz}, \\ BCLK_X = MCLK_X = 2.048 \text{ MHz Synchronous Operation, VF}_XI - Connected to GS}_X, T_A = -40 \text{ to } + 85^{\circ}\text{C Unless Otherwise Noted})$

	End-t	o–End	A	/D	D/	/A	
Characteristic	Min	Max	Min	Max	Min	Max	Unit
Absolute Gain (0 dBm0 @ 1.02 kHz, $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{BB} = -5$ V)	_	_	-0.25	- 0.25	- 0.25	+ 0.25	dB
Absolute Gain Variation with Temperature $\begin{array}{c} 0 \text{ to } 70^{\circ}\text{C} \\ -40 \text{ to } +85^{\circ}\text{C} \end{array}$	_	_	_	± 0.03 ± 0.06	_	± 0.03 ± 0.06	dB
Absolute Gain Variation with Power Supply (V _{CC} = 5 V, \pm 5%, V _{BB} = $-$ 5 V, \pm 5%)	_	_	_	± 0.02	_	± 0.02	dB
Gain vs Level Tone (Relative to $-$ 10 dBm0, 1.02 kHz) $+ 3 \text{ to } -40 \text{ dBm0} \\ -40 \text{ to } -50 \text{ dBm0} \\ -50 \text{ to } -55 \text{ dBm0}$	- 0.4 - 0.8 - 1.6	+ 0.4 + 0.8 + 1.6	- 0.2 - 0.4 - 0.8	+ 0.2 + 0.4 + 0.8	- 0.2 - 0.4 - 0.8	+ 0.2 + 0.4 + 0.8	dB
Gain vs Level Pseudo Noise CCITT G.712 -10 to -40 dBm0 (MC145557/67 A–Law Relative to -10 dBm0) -40 to -50 dBm0 -50 to -55 dBm0	_ _ _	_ _ _	- 0.25 - 0.30 - 0.45	+ 0.25 + 0.30 + 0.45	- 0.25 - 0.30 - 0.45	+ 0.25 + 0.30 + 0.45	dB
Total Distortion, 1.02 kHz Tone (C–Message) + 3 dBm0 0 to - 30 dBm0 - 40 dBm0 - 45 dBm0 - 55 dBm0	33 35 29 24 15	_ _ _ _	33 36 30 25 15	 - - -	33 36 30 25 15	_ _ _ _ _	dBC
Total Distortion With Pseudo Noise CCITT G.714 - 3 dBm0 (MC145557/67 A–Law) - 6 to - 27 dBm0 - 34 dBm0 - 40 dBm0 - 55 dBm0	27.5 35 33.1 28.2 13.2		28 35.5 33.5 28.5 13.5		28.5 36 34.2 30 15		dB
Idle Channel Noise (For End–End and A/D, Note 1) (MC145554/64 Mu–Law, C–Message Weighted) (MC145557/67 A–Law, Psophometric Weighted)	_	15 -70	_	15 - 70	_	7 -83	dBrnC0 dBm0p
Frequency Response (Relative to 1.02 kHz @ 0 dBm0) 15 Hz 50 Hz 60 Hz 200 Hz 300 to 3000 Hz 3300 Hz 3400 Hz 4000 Hz 4600 Hz		- 40 - 30 - 26 0.3 + 0.3 0 - 28 - 60		- 40 - 30 - 26 - 0.4 + 0.15 + 0.15 0 - 14 - 32	- 0.15 - 0.15 - 0.15 - 0.15 - 0.15 - 0.35 - 0.8 	0 0 0 0 + 0.15 + 0.15 0 - 14 - 30	dB
In–Band Spurious 300 to 3000 Hz (1.02 kHz @ 0 dBm0, Transmit and Receive)	_	-48	_	- 48	_	- 48	dBm0
Out-of-Band Spurious at VF _R O (300 – 3400 Hz @ 0 dBm0 In) 4600 to 7600 Hz 7600 to 8400 Hz 8400 to 100,000 Hz	_ _ _	- 30 - 40 - 30	_ _ _	_ _ _	_ _ _	- 30 - 40 - 30	dB
Idle Channel Noise Selective (8 kHz, Input = GNDA, 30 Hz Bandwidth)	_	-70	_	_	_	- 70	dBm0
Absolute Delay (1600 Hz)	_	_	_	315	_	215	μs
Group Delay Referenced to 1600 Hz 500 to 600 Hz 600 to 800 Hz 800 to 1000 Hz 1000 to 1600 Hz 1600 to 2600 Hz 2600 to 2800 Hz 2800 to 3000 Hz	_ _ _ _ _	_ _ _ _ _	_ _ _ _ _	220 145 75 40 75 105 155	- 40 - 40 - 40 - 30 	— — — — 90 125 175	μs
Crosstalk of 1020 Hz @ 0 dBm0 from A/D or D/A (Note 2)	_	_	_	– 75	_	– 75	dB
Intermodulation Distortion of Two Frequencies of Amplitudes - 4 to - 21 dBm0 from the Range 300 to 3400 Hz	_	– 41	_	- 41	_	– 41	dB

NOTES:

- 1. Extrapolated from a 1020 Hz @ 50 dBm0 distortion measurement to correct for encoder enhancement.
- 2. Selectively measured while the A/D is stimulated with 2667 Hz @-50 dBm0.

DIGITAL SWITCHING CHARACTERISTICS

 $(V_{CC} = 5 \text{ V} \pm 5\%, \text{ V}_{BB} = -5 \text{ V} \pm 5\%, \text{ GNDA} = 0 \text{ V}, \text{ All Signals Referenced to GNDA; } T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ C}_{load} = 150 \text{ pF Unless Otherwise Noted)}$

Characteristic	Symbol	Min	Тур	Max	Unit
Master Clock Frequency MCLK _X or MCLK _R	fM	_ _ _	1.536 1.544 2.048	_ _ _	MHz
Minimum Pulse Width High or Low MCLKX or MCLKR	t _{w(M)}	100	_	_	ns
Minimum Pulse Width High or Low BCLK _X or BCLK _R	t _w (B)	50	_	_	ns
Minimum Pulse Wldth Low FS _X or FS _R	tw(FL)	50	_	_	ns
Rise Time for all Digital Signals	t _r	_	_	50	ns
Fall Time for all Digital Signals	t _f	_	_	50	ns
Bit Clock Data Rate BCLK _X or BCLK _R	fB	128	_	4096	kHz
Setup Time from BCLK _X Low to MCLK _R High	tsu(BRM)	50	_	_	ns
Setup Time from MCLK _X High to BCLK _X Low	tsu(MFB)	20	_	_	ns
Hold Time from BCLK _X (BCLK _R) Low to FS _X (FS _R) High	^t h(BF)	20	_	_	ns
Setup Time for FS_X (FS_R) High to $BCLK_X$ ($BCLK_R$) Low for Long Frame	t _{su(FB)}	80	_	_	ns
Delay Time from BCLK _X High to D _X Data Valid	^t d(BD)	20	60	140	ns
Delay Time from BCLK _X High to TS _X Low	^t d(BTS)	20	50	140	ns
Delay Time from the 8th BCLK _X Low of FS _X Low to D _X Output Disabled	^t d(ZC)	50	70	140	ns
Delay Time to Valid Data from FS_X or $BCLK_X$, Whichever is Later	^t d(ZF)	20	60	140	ns
Setup Time from D _R Valid to BCLK _X Low	t _{su(DB)}	0	_	_	ns
Hold Time from BCLK _R Low to D _R Invalid	^t h(BD)	50	_	_	ns
Setup Time from FS χ (FS $_R$) High to BCLK χ (BCLK $_R$) Low in Short Frame	t _{su(F)}	50	_	_	ns
Hold Time from BCLK _X (BCLK _R) Low to FS _X (FS _R) Low in Short Frame	th(F)	50	_	_	ns
Hold Time from 2nd Period of BCLK $_{\rm X}$ (BCLK $_{\rm R}$) Low to FS $_{\rm X}$ (FS $_{\rm R}$) Low in Long Frame	^t h(BFI)	50		_	ns




Figure 1. Short Frame Sync Timing




Figure 2. Long Frame Sync Timing





Figure 3. ADPCM Transcoder Application



NOTE: Six resistors and two capacitors on the two-wire side can be 5% tolerance.

Figure 4. A Complete Single Party Channel Unit Using MC145554/57 PCM Codec-Filter and MC33120 SLIC




Figure 5. ISDN Voice/Data Terminal

Table 3. Mu-Law Encode-Decode Characteristics

			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			– 8159 —									
				1	0	0	0	0	0	0	0	8031
8	16	256	7903 — : 4319 —				:					:
				1	0	0	0	1	1	1	1	4191
			– 4063 — :					:				÷
7	16	128	2143 —	1	0	0	1	1	1	1	1	2079
			– 2015 – :				:	<u> </u>				:
6	16	64	1055 —	1	0	1	0	1	1	1	1	1023
			– 991 – :				;	:				:
5	16	32	511 —	1	0	1	1	1	1	1	1	495
			– 479 – :				:	:				÷
4	16	16	239 —	1	1	0	0	1	1	1	1	231
	40		- 223 - :				:	:				:
3	16	8	103 —	1	1	0	1	1	1	1	1	99
	4.0	,	- 95 - :				:	:				i
2	16	4	35 —	1	1	1	0	1	1	1	1	33
		_	- 31 - :				:	:				÷
1	15	2	3 —	1	1	1	1	1	1	1	0	2
	1	1	1 -	1	1	1	1	1	1	1	1	0
			- 0 -									

NOTES:

Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.
 Digital code includes inversion of all magnitude bits.

Table 4. A-Law Encode-Decode Characteristics


			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			- 4096 -				•					
			3968 —	1	0	1	0	1	0	1	0	4032
7	16	128	: 2176 —					:				:
			2176 — - 2048 —	1	0	1	0	0	1	0	1	2112
6	16	64	- 2046 - : : 1088 -					:				:
	10	04	- 1024 -	1	0	1	1	0	1	0	1	1056
5	16	32	: : 544 —					:				:
5	סו	32	544 — 512 —	1	0	0	0	0	1	0	1	528
4	16	16	- 512 - : : 272 -					:				:
4	סו	10	— 256 —	1	0	0	1	0	1	0	1	264
3	16	8	: 136 —					:				:
3	10	°	- 128 -	1	1	1	0	0	1	0	1	132
2	16	4	- 126 - : : 68 -					:				:
	10		— 64 —	1	1	1	1	0	1	0	1	66
1	32	2	- 64 - : 2 -					:				:
'	32	2		1	1	0	1	0	1	0	1	1
			- 0 -									

NOTES:

Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.
 Digital code includes alternate bit inversion, as specified by CCITT.

PACKAGE DIMENSIONS


L SUFFIX CERAMIC PACKAGE CASE 620-09 (MC145554/57)



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.770	19.05	19.55	
В	0.240	0.290	6.10	7.36	
С	_	0.165		4.19	
D	0.015	0.021	0.39	0.53	
E	0.050	BSC	1.27 BSC		
F	0.055	0.070	1.40	1.77	
G	0.100	BSC	2.54 BSC		
J	0.009	0.011	0.23	0.27	
K	_	0.200		5.08	
L	0.300		7.62		
M	0°	15°	0°	15°	
N	0.015	0.035	0.39	0.88	

P SUFFIX PLASTIC DIP CASE 648-08 (MC145554/57)



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS			
DIM	MIN	MAX	MIN	MAX			
Α	0.740	0.770	18.80	19.55			
В	0.250	0.270	6.35	6.85			
С	0.145	0.175	3.69	4.44			
D	0.015	0.021	0.39	0.53			
F	0.040	0.70	1.02	1.77			
G	0.100	BSC	2.54 BSC				
Н	0.050	BSC	1.27 BSC				
J	0.008	0.015	0.21	0.38			
K	0.110	0.130	2.80	3.30			
L	0.295	0.305	7.50	7.74			
М	0°	10 °	0°	10 °			
S	0.020	0.040	0.51	1.01			

DW SUFFIX SOG PACKAGE CASE 751G-02 (MC145554/57)



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTEINSION. PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
- SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
М	0 °	7°	0°	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

L SUFFIX CERAMIC PACKAGE CASE 732-03 (MC145564/67)



- NOTES:


 1. LEADS WITHIN 0.25 (0.010) DIAMETER, TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 3. DIMENSIONS A AND B INCLUDE MENISCUS.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	23.88	25.15	0.940	0.990
В	6.60	7.49	0.260	0.295
С	3.81	5.08	0.150	0.200
D	0.38	0.56	0.015	0.022
F	1.40	1.65	0.055	0.065
G	2.54 BSC		0.100 BSC	
Н	0.51	1.27	0.020	0.050
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	7.62 BSC		0.300 BSC	
M	0 °	15°	0°	15°
N	0.25	1.02	0.010	0.040

P SUFFIX PLASTIC DIP CASE 738-03 (MC145564/67)




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.010	1.070	25.66	27.17
В	0.240	0.260	6.10	6.60
С	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
E	0.050 BSC		1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62 BSC	
М	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

DW SUFFIX SOG PACKAGE CASE 751D-04 (MC145564/67)



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.150
 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.13
 (0.005) TOTAL IN EXCESS OF D DIMENSION
 AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7°	0°	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "a are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



