

Datasheet

# ASSP for metering applications with up to four independent 24-bit 2<sup>nd</sup> order sigma-delta ADCs, 4 MHz OSF and 2 embedded PGLNA






# **Features**

- Active power accuracy:
  - < 0.1% error over 5000 : 1 dynamic range</p>
  - < 0.5% error over 10000 : 1 dynamic range</p>
- Exceeds 50-60 Hz EN 50470-x, IEC 62053-2x, ANSI12.2x standard requirements for AC watt meters
- Reactive power accuracy:
  - < 0.1% error over 2000 : 1 dynamic range</p>
- Dual mode apparent energy calculation
- Instantaneous and averaged power
- RMS and instantaneous voltage and current
- Under and overvoltage detection (sag and swell) and monitoring
- Overcurrent detection and monitoring
- UART and SPI serial interface with programmable CRC polynomial verification
- Programmable LED and interrupt outputs
- Four independent 24-bit 2<sup>nd</sup> order sigma-delta ADCs
- Two programmable gain chopper stabilized low-noise and low-offset amplifiers
- Bandwidth 3.6 kHz at -3 dB
- V<sub>cc</sub> supply range 3.3 V ± 10%
- Supply current I<sub>cc</sub> 4.3 mA (STPM32)
- Input clock frequency 16 MHz, Xtal or external source
- Twin precision voltage reference: 1.18 V with independent programmable TC, 30 ppm/°C typ.
- Internal low drop regulator at 3 V (typ.)
- QFN packages
- Operating temperature from -40 °C to +105 °C

# • Operati

# **Description**

The STPM3x is an ASSP family designed for high accuracy measurement of power and energies in power line systems using the Rogowski coil, current transformer or shunt current sensors. The STPM3x provides instantaneous voltage and current waveforms and calculates RMS values of voltage and currents, active, reactive and apparent power and energies. The STPM3x is a mixed signal IC family consisting of an analog and a digital section. The analog section consists of up to two programmable gain low-noise low-offset amplifiers and up to four 2<sup>nd</sup> order 24-bit sigma-delta ADCs, two bandgap voltage references with independent temperature compensation, a low drop voltage regulator and DC buffers. The digital section consists of digital filtering stage, a hardwired DSP, DFE to the input and a serial communication interface (UART or SPI). The STPM3x is fully configurable and allows a fast digital system calibration in a single point over the entire current dynamic range.







# 1 Schematic diagram




Figure 1. STPM34 block diagram

DS10272 - Rev 13 page 2/89







Figure 2. STPM33 block diagram

Figure 3. STPM32 block diagram



DS10272 - Rev 13 page 3/89




# Pin configuration

MOSI/RXD MISO/TXD GNDD GNDD CLKOUT/ZCR 1 24 NC 23 VCC **CLKIN/XTAL2** 2 XTAL1 3 GND\_REG 22 LED1 **VDDA** 4 21 STPM34 LED2 **GNDA** 5 20 INT1 6 VREF2 19 INT2 **GND\_REF** 7 18 ΕN 8 17 VREF1 IIN2 Ĭ

Figure 4. STPM34 pinout (top view), QFN32L 5x5x1

Figure 5. STPM33 pinout (top view), QFN32L 5x5x1



DS10272 - Rev 13 page 4/89



MOSI/RXD MISO/TXD VDDD SCS **GNDD CLKOUT/ZCR** 1 18 VCC 17 **CLKIN/XTAL2** 2 **GND\_REG** XTAL1 16 3 STPM32 LED1 **VDDA** 15 4 **GNDA** LED2 14 5 **GND\_REF** INT1 6 13 = 12 5 œ ဖ VREF1

Figure 6. STPM32 pinout (top view), QFN24L 4x4x1

Table 1. STPM34, STPM33, STPM32 pin description

STPM34	<b>STPM33</b>	STPM32	Name	Description and multiplexed function	Voltage range	Functional section	
1	1	1	CLKOUT/ZCR	-Zero-crossing output	From 0 to V <sub>CC</sub>	Multifunctional	
1	'	'	CEROO 1/2CR	-System clock output	Trom o to vee	Widillianctional	
2	2	2	CLKIN/XTAL2	-Input of external clock	From 0 to V <sub>CC</sub>	Oscillator	
			OLINIVATAL2	-External crystal input 2	1 10111 0 10 100	Oscillator	
3	3	3	XTAL1	-External crystal input 1	From 0 to V <sub>CC</sub>	Oscillator	
4	4	4	LED1	-Pulse output 1	From 0 to V <sub>CC</sub>	Multifunctional	
4	4	4	LEDI	-Primary current SD bitstream	1 JOHLO TO ACC	iviuitifunctional	
5	5	5	LED2	-Pulse output 2	From 0 to V <sub>CC</sub>	Multifunctional	
J	J	J	LLDZ	-Secondary current SD bitstream	1 10111 0 10 100	Waltifulictional	
6	6	6	INT1	-Interrupt 1	From 0 to V <sub>CC</sub>	Multifunctional	
				-Primary voltage SD bitstream	1 10111 0 10 100	WiditiidiiGtiOffal	
7	7	_	INT2	-Interrupt 2	From 0 to V <sub>CC</sub>	Multifunctional	
,	,		11412	-Secondary voltage SD bitstream		Watthanotional	
8	8	7	EN	Enable pin	From 0 to V <sub>CC</sub>	Signal	
9	9	8	VIP1	Positive voltage primary input	From -0.3 V to 0.3 V	Signal	
10	10	9	VIN1	Negative voltage primary input	From -0.3 V to 0.3 V	Signal	
11	11	10	IIP1	Positive current primary input	From -0.3 V to 0.3 V	Signal	
12	12	11	IIN1	Negative current primary input	From -0.3 V to 0.3 V	Signal	

DS10272 - Rev 13 page 5/89



STPM34	STPM33	STPM32	Name	Description and multiplexed function	Voltage range	Functional section
13	13	-	IIN2	Negative current secondary input	From -0.3 V to 0.3 V	Signal
14	14	-	IIP2	Positive current secondary input	From -0.3 V to 0.3 V	Signal
15	-	-	VIN2	Negative voltage secondary input	From -0.3 V to 0.3 V	Signal
16	-	-	VIP2	Positive voltage secondary input	From -0.3 V to 0.3 V	Signal
17	17	12	VREF1	Output of voltage reference 1	From 1.16 V to 1.18 V	Power
18	18	13	GND_REF	Analog ground of VREF	-	Power
19	19	-	VREF2	Output of voltage reference 2	From 1.16 V to 1.18 V	Power
20	20	14	GNDA	Analog ground (shield)	-	Power
21	21	15	VDDA	Output of voltage regulator	3.0 V	Power
22	22	16	GND_REG	Ground	-	Power
23	23	17	VCC	Voltage supply	From 3.0 V to 3.6 V	Power
24	15, 16, 24, 25	-	NC	Not connected	-	-
25, 26	26	18	GNDD	Digital ground	-	Power
27	27	19	VDDD	Output of voltage regulator	1.2 V	Power
28	28	20	SYN	Synchronization pin	From 0 to V <sub>CC</sub>	SPI/UART
29	29	21	SCS	Chip-select SPI/UART select	From 0 to V <sub>CC</sub>	SPI/UART
30	30	22	SCL	SPI clock	From 0 to V <sub>CC</sub>	SPI
31	31	23	MOSI/RXD	SPI master OUT slave IN UART RX	From 0 to V <sub>CC</sub>	SPI/UART
32	32	24	MISO/TXD	SPI master IN slave OUT UART TX	From 0 to V <sub>CC</sub>	SPI/UART

DS10272 - Rev 13 page 6/89



# Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC input voltage	-0.3 to 4.2	V
$V_{ID}$	Any pin input voltage	-0.3 to V <sub>CC</sub> +0.3	V
V <sub>IA</sub>	Analog pin input voltage (VIP, VIN, IIP, IIN)	-0.7 to 0.7	V
ESD	Human body model (all pins)	±2	kV
I <sub>LATCH</sub>	Current injection latch-up immunity	100	mA
T <sub>j</sub>	Junction temperature	125	°C
T <sub>STG</sub>	Storage temperature range	-40 to 150	°C

Note:

absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit	
P.,	R <sub>thJA</sub> Thermal resistance junction-ambient	QFN32L 5x5x1	30	°C/W	
rthJA		QFN24L 4x4x1	35	C/VV	

Note:

this value is referred to single-layer PCB, JEDEC standard test board.

DS10272 - Rev 13 page 7/89



# 4 Electrical characteristics

 $V_{CC}$ = 3.3 V,  $C_L$ = 1 μF between VDDA and GNDA,  $C_L$ = 4.7 μF between VDDD and GNDD,  $C_L$ = 1 μF between VCC and GND,  $C_L$  = 100 nF between VREF1, 2 and GNDREF,  $F_{CLK}$  = 16 MHz,  $T_{AMB}$  = 25 °C, EN =  $V_{CC}$ , SPI/ UART not used, unless otherwise specified.

**Table 4. Electrical characteristics** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
General sect	ion						
T <sub>OP</sub>	Operating junction temperature range	-	-40	-	105	°C	
Vcc	Operating supply voltage	-	2.95	3.3	3.65	V	
		STPM32	-	4.3	-		
		STPM33	-	5.0	-		
		STPM34	-	5.9	-		
I <sub>CC</sub>	Operating current	STPM34  Primary channel ON: <u>ENVREF1</u> = 1, <u>enV1</u> = <u>enC1</u> = 1  Secondary channel OFF: <u>ENVREF2</u> =	-	4.5	-	mA	
		0, <u>enV2</u> = <u>enC2</u> = 0					
		STPM34  Primary current channel ON only: <u>ENVREF1</u> = 1, <u>enV1</u> = 0, <u>enC1</u> = 1	-	4.0	-		
		Secondary channel OFF: <u>ENVREF2</u> = 0, <u>enV2</u> = <u>enC2</u> = 0					
F <sub>CLK</sub>	Nominal frequency	-	-	16	-	MHz	
t_comm	Interface selection timing	-	125	-	-	ns	
External Clo	ck Source <sup>(1)</sup>						
Duty cycle	Duty cycle of CLKIN signal	-	40	-	60	%	
t_rise	Rise time (10% to 90%) of CLKIN signal	-	-	-	3	ns	
Crystal Oscil	llator <sup>(1)</sup>						
Gm_crit_ma x	Maximum critical crystal g <sub>m</sub>	-	-	-	0.46	mA/V	
DL	Drive level	-	-	100	-	uW	
C <sub>OSC_IN</sub>	Internal capacitance of oscillator inputs	-	-	4	-	pF	
Power manag	gement (VDDA, VDDD, GNDA, GND	D, GND_REG, EN)					
$V_{POR}$	Power-on-reset on V <sub>CC</sub>	-	-	2.5	-	V	
I <sub>STBY</sub>	Standby current consumption	EN = GND	-	< 1	-	μA	
$V_{DDA}$	Analog regulated voltage	-	-	2.85	-	V	
V <sub>DDD</sub>	Digital regulated voltage	-	-	1.2	-	V	
PSRR <sub>REGS</sub>	Power supply rejection ratio <sup>(1)</sup>	50 Hz	-	50	-	dB	
On-chip refe	rence voltage (VREF1, VREF2)					'	
V <sub>REF</sub>	Reference voltage	No load on VREF pin, TC = 010 (default)	-	1.18	-	V	
T <sub>C</sub>	Temperature coefficient <sup>(2)</sup>	Default	-	30	-	ppm/°C	
T <sub>C step</sub>	TC programmable step <sup>(2)</sup>	-	-	±30	-	ppm/°C	

DS10272 - Rev 13 page 8/89



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni
nalog inpu	its (VIP1, VIN1, VIP2, VIN2, IIP1, IIN1,	IIP2, IIN2)				
		Voltage channels (VIP1-VIN1, VIP2-VIN2)	-300	-	+300	mV
		Current channels (IIP1-IIN1, IIP2-IIN2)				
$V_{MAX}$	Maximum input signal levels	Gain 2X	-300	-	+300	1
WIFAX	,	Gain 4X	-150	-	+150	m\
		Gain 8X	-75	-	+75	
		Gain 16X	-37.5	-	+37.5	-
V <sub>off</sub>	Amplifier offset <sup>(2)</sup>	Shorted and grounded input	-	1	-	m\
Z <sub>Vin</sub>	Voltage channel input impedance <sup>(1)</sup>	-	-	8	-	M
		Gain 2X	-	90	-	
	Current channel input differential	Gain 4X	-	170	-	-
Z <sub>lin</sub>	impedance <sup>(1)</sup>	Gain 8X	-	300	-	kΩ
		Gain 16X	-	510	-	-
G <sub>ERR</sub>	Channel gain error	Input V <sub>MAX</sub> /2	-	±5	-	%
		Voltage to current channels	-	-120	-	
	Crosstalk <sup>(1)</sup>	Current to voltage channels	-	-120	-	dB
igital I/O (E	 En, Clkout/ZCR, Int1, Int2, Miso, I					
			0.75 ·			
$V_{IH}$	Input high-voltage	-	V <sub>CC</sub>	-	3.3	V
V <sub>IL</sub>	Input low-voltage	V <sub>CC</sub> = 3.2 V	-0.3	_	0.6	V
V <sub>OH</sub>	Output high-voltage	I <sub>O</sub> = -1 mA, V <sub>CC</sub> = 3.2 V	V <sub>CC</sub> - 0.4	-	-	V
V <sub>OL</sub>	Output low-voltage	I <sub>O</sub> = +1 mA, V <sub>CC</sub> = 3.2 V	-	-	0.4	V
igital Outp	ut (LED1, LED2)					
V <sub>OH</sub>	Output high-voltage	I <sub>O</sub> = -4 mA, V <sub>CC</sub> = 3.2	V <sub>CC</sub> - 0.4	-	-	V
V <sub>OL</sub>	Output high-voltage	I <sub>O</sub> = + 4 mA, V <sub>CC</sub> = 3.2	-	-	0.4	V
xternal Clo	ock Input (CLKIN/XTAL2)(3)					
V <sub>IH</sub>	Input high-voltage	V <sub>CC</sub> = 3.3 V	0.8	-	3.3	V
V <sub>IL</sub>	Input low-voltage	V <sub>CC</sub> = 3.3 V	-0.3	_	0.1	V
	surement accuracy	00				
nergy mea	Surement accuracy	Over dynamic range 5000:1				
		PGA = 2 to 16	-	0.1	-	%
AP	Active power	Over dynamic range 10000:1				
		PGA = 2 to 16	-	0.5	-	%
		Over dynamic range 2000:1				
RP	Reactive power	PGA = 2 to 16	-	0.1	-	%
D140	Voltage RMS	Over dynamic range 1:200	-	0.5	-	%
RMS	Current RMS	Over dynamic range 1:500	-	0.5	-	%
f <sub>BW</sub>	Effective bandwidth	-3 dB, HPF = 1	4	-	3600	H
gma-delta	ADC performance					
OSF	Oversampling frequency	-	-	4	-	MF
DR	Decimation ratio	-	-	1/512	-	-
Fs	Sampling frequency	-	-	7.8125	-	kH
FBW	Flat band	< 0.05 dB allowed ripple	2	_	-	kH

DS10272 - Rev 13 page 9/89



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BW	Effective band width	-3 dB, HPF = 0	0	-	3600	Hz
DC measurement accuracy						
		Voltage input shorted				
PSRR <sub>AC</sub>	Power supply AC rejection <sup>(2)</sup>	Current input shorted	-	65	-	dB
		$V_{CC}$ = 3.3V ± 150 mVp at 1 kHz				
SPItimings <sup>(3</sup>	)					
t_en	Time between selection and clock	-	50	-	-	ns
t_clk	Clock period	-	50	-	-	ns
t_cpw	Clock pulse width	-	25	-	-	ns
t_setup	Set-up time before slave sampling	-	10	-	-	ns
t_hold	Hold time after slave sampling	-	40	-	-	ns
tpZL	Enable to low level time	$V_{CC} = 3.3 \text{ V} \pm 10\%,$	-	25	-	ns
		V <sub>IN</sub> = 0 to 3 V, 1 MHz				
4-17	Disable from Israel fine	Rise time = fall time = 6 ns		15	-	
tpLZ	Disable from low level time	$R_L = 1 \text{ k}\Omega, C_L = 50 \text{ pF}$	-			ns
		see Figure 10				
UART timing	gs <sup>(3)</sup>					
t <sub>1</sub>	-	CS enable to RX start	5	-	-	ns
t <sub>2</sub>	-	Stop bit to CS disable	1	-	-	μs
t <sub>3</sub>	-	CS disable to TX idle hold time	-	-	250	ns
tpZH	Enable to high level time	$V_{CC} = 3.3 \text{ V} \pm 10\%,$	-	21	-	ns
		V <sub>IN</sub> = 0 to 3 V, 1 MHz,				
4-117	Disable from high level flore	Rise time = fall time = 6 ns		44		
tpHZ	Disable from high level time	$R_L = 1 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$	-	11	-	ns
		see Figure 10				
SYN timings	(3)		'			
t_ltch	Time between de-selection and latch	-	20	-	-	ns
t_lpw	Latch pulse width	-	4	-	-	μs
t_w	Time between two consecutive latch pulses	-	4	-	-	μs
t_rpw	Reset pulse width	-	4	-	-	μs
t_rel	Time between pulse and selection	-	40	-	-	ns
t_startup	Time between power-on and reset	-	35	-	-	ms

- 1. Guaranteed by design.
- 2. Guaranteed by characterization.
- 3. Guaranteed by application.

DS10272 - Rev 13 page 10/89









Figure 8. SPI enable and disable timing diagrams



 $(^{\star})$  Rising and falling time are measuring conditions and not an input operating specification

DS10272 - Rev 13 page 11/89







Figure 9. UART enable and disable timing diagrams

 $(^{\star})$  Rising and falling time are measuring conditions and not an input operating specification

Figure 10. Output load circuit for enable and disable times



(\*) Probe and board capacitances included

# 4.1 Pin programmability

Table 5. Programmable pin functions

Name	Multiplexed function	Functional description	I/O
CLKOUT/ZCR	System clock signal	Clock signals (DCLK, SCLK, MCLK, CLKIN)	Output
CLROU1/2CR	Zero-crossing	Line voltage/current zero-crossing	Output
		Primary channel energies (A, AF, R, S) <sup>(1)</sup>	
LED1	Programmable pulse 1	Secondary channel energies (A, AF, R, S)	Output
LEDI		Primary ± secondary channel energies (A, AF, R, S)	Output
	SD out current (DATI1)	Sigma-delta bitstream of primary current channel	
	Primary channel energies (A, AF, R, S)		Output
LED2	Programmable pulse 2 Secondary channel energies (A, AF, R, S)		
LEDZ	Primary ± secondary channel energies (A, AF, R, S)		
	SD out current (DATI2)	ut current (DATI2) Sigma-delta bitstream of secondary current channel	
INT1	Interrupt	Programmable interrupt 1	Output
INTT	SD out voltage (DATV1)	Sigma-delta bitstream of primary voltage	Output
INT2	Interrupt	Programmable interrupt 2	Outroot
IINIZ	SD out voltage (DATV2)	Sigma-delta bitstream of secondary voltage	Output
909	SPI/UART select	Serial port selection at power-up	Input
SCS	Chip-select	SPI/UART	Input

DS10272 - Rev 13 page 12/89



Name	Multiplexed function	Functional description	I/O	
MOSI/RXD	Master OUT slave IN	SPI	Innut	
WO3I/RAD	RX	UART	Input	
MICO/TVD	Master IN slave OUT	SPI	Output	
MISO/TXD	TX	UART	Output	

<sup>1.</sup> A: active wideband; AF: active fundamental; R: reactive; S: apparent

DS10272 - Rev 13 page 13/89



# 5 Typical application example

Figure 11 below shows the reference schematic of an application with the following properties:

- Constant pulses C<sub>P</sub> = 41600 imp/kWh
- I<sub>NOM</sub> = 5 A
- I<sub>MAX</sub> = 90 A

Typical values for current sensor sensitivity are indicated in Table 6.

Please refer to Section 9 for more information about the application dimensioning and calibration

NC MOSI Gnd MISO SCS SCL NC SYN NC VCC Vre f1 DIGITAL I/O Vref 1-2 Int1 Int2 Led2 En/Rst Led1 Gnd Ckin Ckout/ZCR ON NC NC VCC GNDreg VDDA GNDA VREF2 Vre f2 CKin/XTAL2 XTAL1 LED1 STE STPM33/34 LED2 INT1 Vre f2 VREF2
OGNDref
ZZVREF1
A A Z Z Z A 100R R3 C8 C9 **R**13 ∑70K 470R Enable/RST R12 RS1 BKW-M-R0003-5.0 4626-X002

Figure 11. STPM34 application schematic

DS10272 - Rev 13 page 14/89



Table 6. Suggested external components in metering applications

Function	Component	Description	Value	Tole	erance	Unit
Line voltage interface	Resistor divider	R to R ratio V <sub>RMS</sub> = 230 V	1:1650	± 10/	1.10/ 50 nnm/°C	
	Resistor divider	R to R ratio V <sub>RMS</sub> = 110 V	1:830	± 1%	50 ppm/°C	V/V
	Rogowski coil		0.15	± 5%		
Line current interface	СТ	Current to voltage ratio k <sub>S</sub>	2.4	± 5%	50 ppm/°C	mV/A
	Shunt		0.3	± 5%		

Note:

Above listed components refer to typical metering applications. The STPM3x operation is not limited to the choice of these external components.

DS10272 - Rev 13 page 15/89

(1)



# 6 Terminology

# 6.1 Conventions

The lowest analog and digital power supply voltage is named GND and represents the system ground. All voltage specifications for digital input/output pins are referred to GND. The highest power supply voltage is named  $V_{CC}$ . The highest core power supply is internally generated and is named  $V_{DDA}$ . Positive currents flow to a pin. Sinking current means that the current is flowing to the pin and it is positive. Sourcing current means that the current is flowing out of the pin and it is negative. A positive logic convention is used in all equations.

Table 7. Convention table

Туре	Convention	Example
Pins	All capitals	VDDA
Internal signal	All capitals are italic	VDDA
Configuration bit	All capitals are underlined	ROC1
Register name	All capitals are bold	DSP_CR1

# 6.2 Measurement error

The power measurement error is defined by the following equation:

 $e \% = \frac{measuredpower - truepower}{truepower}$ 

All measurements come from the comparison with a higher class power (0.02% error) meter reference. Output bitstream of modulator is indicated as *bsV* and *bsC* for voltage and current channel respectively.

# 6.3 ADC offset error

This is the error due to DC component associated with the analog inputs of the A/D converters. Due to the internal automatic DC offset cancellation, the STPM3x measurement is not affected by DC components in voltage and current channel. DC offset cancellation is implemented in DSP thanks to a dedicated HPF.

# 6.4 Gain error

The gain error is due to the signal channel gain amplifiers. This is the difference between the measured ADC code and the ideal output code. The difference is expressed as percentage of the ideal code.

DS10272 - Rev 13 page 16/89



# 7 Typical performance characteristics

Active energy error is measured at T = 25 °C, over phi (0°, 60°, -60°). Reactive energy error is measured at T = 25 °C, over phi (90°, -90°, 60°, -60°).

Figure 12. Active energy error vs. current gain=2x integrator off

Figure 13. Active energy error vs. current gain=16x integrator off

Figure 14. Active energy error vs. frequency gain=2x integrator off





Figure 15. Active energy error vs. frequency gain=16x integrator off



DS10272 - Rev 13 page 17/89



Figure 16. Reactive energy error vs. current gain=2x integrator off




Figure 17. Reactive energy error vs. current gain=16x integrator off




Figure 18. Reactive energy error vs. frequency gain=2x integrator off




Figure 19. . Reactive energy error vs. frequency gain=16x integrator off




Figure 20. Active energy error vs. current gain=16x integrator on





Figure 21. Reactive energy error vs. current gain=16x integrator on



DS10272 - Rev 13 page 18/89



# 8 Theory of operation

# 8.1 General operation description

The STPM3x product family measures up to two line voltages and two line currents to perform active, reactive and apparent power and energy, RMS and instantaneous values, and line frequency information measurement of a single, split or poly-phase metering system.

The STPM3x generates up to two independent train pulse output signals proportional to the active, reactive, apparent or cumulative power. It also generates up to two programmable interrupt output signals.

The internal register map and the configuration registers can be accessed by SPI or UART interface.

The STPM3x converts analog signals, through four independent channels in parallel via sigma-delta analog-todigital converters, into a binary stream of sigma-delta signals with the appropriate not overlapped control signal generator.

This technique fits to measure electrical line parameters (voltage and current) via analog signals from voltage sensors and current sensors (inductive Rogowski coil, current transformer or shunt resistors). Current channel inputs are connected, through external anti-aliasing RC filter, to a Rogowski coil or current transformer (CT) or shunt current sensor which converts line current into the appropriate voltage signal. Each current channel includes a low-noise voltage preamplifier with a programmable gain. Voltage channels are connected to a line voltage modulator (ADC). All channels have quiescent zero signal point on GND, so the STPM3x samples differential signals on both channels with their zero point around GND.

The converted sigma-delta signals feed an internal decimation filter stage that decimates 4 MHz bitstreams of a factor 512 allowing a 3.6 kHz bandwidth at -3 dB. The 24-bit voltage and current data feed an internal configurable filtering block and the hardwired DSP that performs the final computation of metrology quantities.

The STPM3x also includes two programmable temperature compensated bandgap reference voltage generators and low drop supply voltage regulator. All reference voltages are designed to eliminate the channel crosstalk.

The mode of operation and configuration of the device can be selected by dedicated configuration registers.

# 8.2 Functional description of the analog part

The analog part of the STPM3x consists of the following sections:

- Power management section:
  - Reference voltage generators with programmable independent temperature compensation
  - +3 V low drop supply voltage regulator
  - +1.2 V low drop supply voltage regulator
- Analog front end section:
  - Preamplifiers in the two current channels
  - 2<sup>nd</sup> order sigma-delta modulators
- Clock generator
- Power-on-reset (POR)

### 8.2.1 Power management section

Supply pins for the analog part are: VCC, VDDA, VDDD and GND. GND pins represent the reference point. VCC pin is the power supply input namely +3.3 V to GND\_REG, it has to be connected to GND\_REG via a 1  $\mu$ F capacitor.

VDDA and VDDD are analog output pins of internal +3.0 V and +1.2 V low drop voltage regulators.

At least 1  $\mu$ F capacitor should be connected between VDDA and GNDA. At least 1  $\mu$ F (better 4.7  $\mu$ F) capacitor should be connected between VDDD and GNDD. The input of the mentioned regulators is VCC.

There are two voltage references embedded in the STPM33 and STPM34, while the STPM32 embeds a single reference.

It is possible to switch off each reference voltage and each voltage or current channel independently for power saving purpose.

EN\_REF1 and EN\_REF2 bits in DSP\_CR1 and DSP\_CR2 switch on/off the voltage reference.


DS10272 - Rev 13 page 19/89



To disable a single voltage or current channel, <u>enV1</u>, <u>enV1</u> bits for primary channel and <u>enV2</u>, <u>enC2</u> for secondary channel should be cleared in **DFE\_CR1** and **DFE\_CR2** respectively. Switching off some channels allows an operating current reduction as reported in Table 4

As described in Figure 22, two <u>EN\_REF1</u> and <u>EN\_REF2</u> bits enable the voltage references; if a unique voltage reference is used, one of these two bits must be disabled and VREF1 and VREF2 pins must be shorted; if an external reference is used both bits must be disabled and the external reference must be connected to VREF1, VREF2 pins. VREF1 and VREF2 outputs should be connected to GNDREF via a 100 nF capacitor independently.

Figure 22. Power management internal connection scheme and polarization



Temperature compensated reference voltage generators produce VREF1 = VREF2 = 1.18 V at default settings. The primary voltage reference is always on and supplies the voltage and the primary current channel, the secondary voltage reference is by default in on-state and supplies the secondary channel.

These reference temperature compensation curves can be selected through three configuration bits:  $\underline{TCx[2:0]}$  (DSP\_CR1 and DSP\_CR2).

TC\_V<sub>REF</sub> (ppm/°C) TCx1 TCx2 TCx0 -30 30 (default) 

Table 8. Temperature compensation selection

DS10272 - Rev 13 page 20/89






Figure 23. Temperature compensation typical curves

# 8.2.2 Analog front end

Analog channel inputs of voltages VIP1, VIN1, VIP2, VIN2 and currents IIP1, IIN1, IIP2, IIN2 are fully differential. Voltage channels have a preamplification gain of 2, which defines the maximum differential voltage on voltage channel inputs to ±300 mV.

Current channels have a programmable gain selectable among 2, 4, 8 and 16, which defines the maximum differential voltage on current channel to ±300 mV, ±150 mV, ±75 mV or ±37.5 mV respectively.

The selection is given by GAINx[1:0] (DFE\_CR1, DFE\_CR2) bits as described in Table 9 .

GAINx0 GAINx1 Gain Differential input 0 0 X2 ±300 mV 0 1 X4 ±150 mV ±75 mV 1 0 X8 1 1 X16 ±37.5 mV

Table 9. Current channel input preamplifier gain selection

The oversampling frequency of the modulators is 4 MHz, the output bitstreams of the 2<sup>nd</sup> order sigma-delta modulators relative to the voltage and to the two current channels are available on INT and LED output pins through the proper configuration (see configuration bit map in Table 1, Table 41 and Table 42).

DS10272 - Rev 13 page 21/89



VIPx 2nd ord ΣΔ modulator
VINX GAINX[1:0]

IIPX 2nd ord ΣΔ modulator

DFE

DFE

BSC

Figure 24. Analog front end internal scheme

PLNA uses the chopping technique to cancel the intrinsic offset of the amplifier.

A dedicated block generates chopper frequencies for voltage and current channels. The amplified signals are fed to the 2<sup>nd</sup> order sigma-delta modulator.

The analog-to-digital conversion in the STPM3x is carried out using four 2<sup>nd</sup> order sigma-delta converters. A pseudo-random block generates pseudo-random signals for voltage and current channels. These random signals implement the dithering technique in order to de-correlate the output of the modulators and avoid accumulation points on the frequency spectrum. The device performs A/D conversions of analog signals on four independent channels in parallel.




Figure 25. Block diagram of the modulator

The sigma-delta modulators convert the input signals into a continuous serial stream of "1" and "0" at a rate determined by the sampling clock. In the STPM3x, the oversampling clock is equal to 4 MHz.

1-bit DAC in the feedback loop is driven by the serial data stream. DAC output is subtracted from the input signal and from the integrated error. If the loop gain is high enough, the average value of DAC output (and therefore the bitstream) can approach to the input signal level. When a large number of samples are averaged, a very precise value of the analog signal is obtained. This average is described in DSP section.

DS10272 - Rev 13 page 22/89



The converted sigma-delta bitstreams of voltage and current channels are fed to the internal hardwired DSP unit, which decimates, filters and processes those signals in order to boost the resolution and to yield all necessary signals for computations.


### 8.2.3 Clock generator

All the internal timing of the STPM3x is based on the input clock signal, namely 16 MHz. This signal can be provided in two different ways:

- 1. External quartz: the oscillator works with an external crystal
- 2. External clock: the XTAL2 pin can be fed by an external 16 MHz clock signal. For specific features of crystal oscillator or CLKIN signal please refer to Table 4.

The clock generator is powered by the analog supply and is responsible for two tasks. The former delays the turnon of some function blocks after POR in order to help a smooth start of external power supply circuitry by keeping off all major loads. The latter provides all necessary clocks for analog and digital parts.

Figure 26. Different oscillator circuits (a): with quartz; (b): with external source



From the external 16 MHz clock, the entire clock tree is generated. All internal clocks have 50% duty cycle.

Table 10. Clock tree

CLK name	Name	Typical value	Description
Input clock	CLKIN	16 MHz	External clock
Master clock	MCLK	4 MHz	Master root clock
Analog sampling clock	SCLK	4 MHz	OSF of sigma-delta modulators
Decimated clock	DCLK	7.8125 kHz	Sampling frequency of instantaneous voltage and current values


CLKOUT pin can be used to feed another STPM3x device clock with 16 MHz, when multiple STPM3x are used in cascade as shown in Figure 27.

A STPM3x can provide clock from CLKOUT pin to one or two cascaded devices for synchronization purposes. The clock signal routing should guarantee that the signal provided to each STPM3x clock input is compliant with the specifications in Table 4.

DS10272 - Rev 13 page 23/89



Figure 27. Clock feed for multiple devices



# 8.2.4 Power-on-reset (POR) and enable (EN)

The STPM3x contains a power-on-reset (POR) circuit which delays the startup of the digital domain about 750  $\mu$ s. If VCC supply is less than 2.5 V the STPM3x goes to the inactive state, all functions are blocked asserting a reset condition. This is useful to assure the correct device operation during the power-up and power-down.

POR sequence is illustrated in Figure 28: after the start of two LDOs and internal *PowerOK* signals are asserted, the analog block first and the digital block after start the processing.




Figure 28. Power-on-reset sequence

The STPM3x also has an enable pin (EN) which works as follows:

- EN is high: when the power is on and EN pin raises, the device is enabled and starts after POR procedure
  as above described.
- EN is low: when the power is on and EN pin has a transition high to low, the device is disabled. It stops and the internal digital memory is deleted so a new initialization is needed when EN goes back to high.

After POR, to ensure a correct initialization, it is necessary to perform a reset of DSP and communication peripherals through three SYN pulses (see Figure 29. Global startup reset) and a single SCS pulse, as shown in the figure below. SCS pulse can be performed before or after SYN pulses, but minimum startup time before reset (as indicated in Table 4) has to be respected.

DS10272 - Rev 13 page 24/89






Figure 29. Global startup reset

# 8.3 Functional description of the digital part

Each voltage and current channel has an independent digital signal processing chain, which is composed of:

- Digital front end (DFE)
- Phase compensation
- Decimation
- Filters
- Calibration.

The outcoming signals are fed to a common hardwired DSP, which processes the metrology data.

Phase Compensation DCLK

DFE

Phase Compensation DCLK

Phase Compensation DCLK

Calibration DCLK

Calibration DCLK

Calibration DCLK

DCLK

Calibration DCLK

DCLK

DCLK

DCLK

Calibration DCLK

DCLK

DCLK

DCLK

DCLK

Figure 30. DSP block functional description

# 8.3.1 Digital front end (SDSx bits)

This block synchronizes and checks the sigma-delta bitstreams of voltage and current signals.

Each channel sigma-delta stream has an <u>SDSx</u> status bit associated, which is cleared if the stream is correct, while it is set if the bitstream is stuck to 0 or 1 (this is the case of an input waveform saturating the dynamic input of the sigma-delta modulator).

To set  $\underline{SDSx}$  bit, sigma-delta ( $\Sigma\Delta$ ) stream should be stuck to 0 or 1 for a time between:

 $t_{\Sigma\Delta stuck}$  = 2 / (MCLK / 256) = 128  $\mu s$  ...  $t_{\Sigma\Delta stuck}$  = 3 / (MCLK / 256) = 192  $\mu s$ .

Outputs are stored on bit number 20, 24 of DSP\_SR1,2 and 13, 20 of DSP\_EV1,2.

If <u>SDSx</u> = 1, the instantaneous values of voltage current are set on positive or negative maximum value, according to sigma-delta stream. In this case active powers and energies are calculated with those values of signals.

If sigma-delta stream of voltage channel is stuck, the reactive energy is zero.

# 8.3.2 Decimation block

The decimation block operates a serial decimation of three sigma-delta serial bitstreams coming from three modulators of voltage, primary and secondary current channels.

DS10272 - Rev 13 page 25/89



The decimation ratio, out of the filter cascade, is 512 so that outputs of this block are parallel 24-bit data at a rated frequency of 7.8125 kHz.


The decimation block has a magnitude response -3 dB band of 3.6 kHz and a 2.0 kHz flat band.

#### 8.3.3 Filter block

The block includes:

- DC cancellation filter (BHPFVx, BHPFCx bits)
- Rogowski coil Integrator (<u>ROCx</u> bit)
- · Fundamental harmonic component filter.

Figure 31. Filter block diagram



# 8.3.4 DC cancellation filter

This block removes the DC component of signal from voltage and current signals.

It is a selectable block which can be bypassed in case of particular needs with  $\underline{BHPFVx}$  and  $\underline{BHPFCx}$  bits in  $DSP\_CR1$  and  $DSP\_CR2$ .

The filter has a passband at -3 dB of 8 Hz

BHPFVx = 0: voltage HPF is included for x channel

BHPFVx = 1: voltage HPF is bypassed for x channel

BHPFCx = 0: current HPF is included for x channel

BHPFCx = 1: current HPF is bypassed for x channel

### Rogowski coil Integrator

ROCx bit in DSP\_CR1 and DSP\_CR2 selects the type of current sensors (CT, shunt or Rogowski coil):

ROCx = 0: channel x current sensor is CT or shunt

ROCx = 1: channel x current sensor is Rogowski coil

In case of ROCx = 1, integrator filter is included to integrate current signal coming from Rogowski coil current sensor. Rogowski coil integrator is selectable independently for each current channel.

# 8.3.5 Fundamental component filter

This low-pass filter on the voltage and current signals is used to calculate: zero-crossing, period, phase angles and fundamental active and reactive energy. Filtered voltage and current components are available on DSP\_REG6, DSP\_REG7, DSP\_REG8, DSP\_REG9 named VxFund and CxFund.

# 8.3.6 Reactive filter

Reactive filter introduces a delay in current and voltage streams respectively; these signals are used to calculate reactive power and energy.

DS10272 - Rev 13 page 26/89



Input streams for reactive filter are VxFund and CxFund signals.

# 8.4 Functional description of hardwired DSP

From the decimation and filtering block, signals are fed to hardwired DSP to compute the following quantities for primary and secondary channels:

- Active power and energy wideband 0 Hz (4 Hz) 3.6 kHz
- Active power and energy fundamental 45 65 Hz
- Reactive power and energy
- Apparent power and energy from RMS data
- Apparent power vectorial calculation
- Signal measurement: RMS, period, zero-crossing, phase-delay, sag and swell, tamper

Each power signal is accumulated in the correspondent energy register every new sample, so at a rate of 7.8125 kHz.

Energy registers are up-down counters. The accumulation is signed so that the negative energy is subtracted from the positive energy. When the measured power is positive, the energy register increases its content from 0x00000000 up to the maximum value, 0xFFFFFFFF, then it rolls from 0xFFFFFFFF back to 0x00000000.

Vice versa, when the power is negative, the register decreases its content; from 0x00000000 rolls to 0xFFFFFFF and continues decreasing till 0x00000000.

To monitor each energy register overflow and power sign, status bits are available on **DSP\_SR1** and **DSP\_SR2**. When an energy threshold is reached, a pulse is generated on LED pin.

This pulse is generated by monitoring two consecutive bits of the energy register: the LED signal goes high when the two selected bits commute to 01 and goes low when the bits change to 11.

The configuration bits <u>LPWx</u>[3:0] in **DSP\_CR1** and **DSP\_CR2** shift the default bits for pulse generation, thus changing the default pulse frequency of a given factor, indicated in Table 11 for each configuration value. Maximum LED pulse width is anyway fixed to 81.92 ms (640 periods of 7812.5 Hz clock).

LED\_PWM **LPWx** 0000 0.0625 0001 0.125 0010 0.25 0011 0.5 0100 1 0101 2 0110 4 0111 8 1000 16 1001 32 1010 64 1011 128 1100 256 1101 512 1110 1024 1111 2048

Table 11. LPWx bits

The signal chain for each power, energy calculations and related frequency conversion are explained in the following section.

DS10272 - Rev 13 page 27/89






Figure 32. DSP block diagram


page 28/89



### 8.4.1 Active power and energy calculation

The signal chain for the active power, energy calculations and related frequency conversion are shown in Figure 33. The instantaneous power signal p(t) is generated by multiplying the current and voltage signals. This value can be compensated by the active power offset calibration block (OFAx[8:0] in DSP\_CR9 and DSP\_CR11 registers). DC component of the instantaneous power signal (average power) is then extracted by LPF (low-pass filter) to obtain the active power information.

Figure 33. Active power and energy calculation block diagram



The active power is calculated simultaneously and independently for primary and secondary current channels. Results of the calculated quantities are stored in the registers as follows:

EP<sub>1</sub> = primary current channel active energy PH1 ACTIVE Energy[31:0]

 $P_1$  = primary current channel active power PH1 Active Power[28:0]

 $p_1(t)$  = primary current channel instantaneous active power PH1 Momentary Active Power [28:0]

EP<sub>2</sub> = secondary current channel active energy PH2 Active Energy[31:0]

P<sub>2</sub> = secondary current channel active power PH2 Active Power[28:0]

p<sub>2</sub>(t) = secondary current channel instantaneous active power PH2 Momentary Active Power[28:0]

Active power measurements have a bandwidth of 3.6 kHz and include the effects of any harmonic within that range.


# 8.4.2 Fundamental active power and energy calculation

The signal chain for the fundamental active power, energy calculations and related frequency conversion are shown in Figure 34. The signal flow is the same as the active energy wideband, but voltage and current waveforms are filtered to remove all harmonic components but the first (45 - 65 Hz). Power value can be compensated by the active power offset calibration block (OFAFx[8:0] in DSP\_CR9 and DSP\_CR11).

DS10272 - Rev 13 page 29/89



Figure 34. Fundamental active power and energy calculation block diagram



Results of the calculated quantities are stored in the registers as follows:

EF<sub>1</sub> = primary current channel active fundamental energy PH1 Fundamental Energy[31:0]

F<sub>1</sub> = primary current channel active fundamental Power PH1 Fundamental Power[28:0]

 $f_1(t)$  = primary current channel instantaneous active fundamental power PH1 Momentary Fundamental Power [28:0]

EF<sub>2</sub> = secondary current channel active fundamental energy PH2 Fundamental Energy[31:0]

F<sub>2</sub> = secondary current channel active fundamental power PH2 Fundamental Power[28:0]


 $f_2(t)$  = secondary current channel instantaneous active fundamental power PH2 Momentary Fundamental Power [28:0]

The fundamental active power measurements have a bandwidth of 80 Hz.

# 8.4.3 Reactive power and energy calculation

The signal chain for the reactive power, energy calculations and related frequency conversion are shown in Figure 35. The instantaneous reactive power signal is generated by multiplying the filtered signals of current and voltage. This value can be compensated by the reactive power offset calibration block (OFRx[8:0] in DSP\_CR10 and DSP\_CR12). The DC component of the instantaneous power signal is extracted from LPF to obtain the reactive power information.

Figure 35. Reactive power and energy calculation block diagram



Results of the calculated quantities are stored in the registers as follows:

EQ<sub>1</sub> = primary current channel reactive energy PH1 Reactive Energy[31:0]

Q<sub>1</sub> = primary current channel reactive power PH1 Reactive Power[28:0]

 $q_1(t)$  = primary current channel instantaneous reactive power PH1 Momentary Reactive Power[28:0]

EQ<sub>2</sub> = secondary current channel reactive energy PH2 Reactive Energy[31:0]

DS10272 - Rev 13 page 30/89



Q<sub>2</sub> = secondary current channel reactive power PH2 Reactive Power[28:0]

q<sub>2</sub>(t) = secondary current channel instantaneous active power PH2 Momentary Reactive Power[28:0].

# 8.4.4 Apparent power and energy calculation

The signal chain for the apparent power, energy calculations and related frequency conversion are shown in Figure 36. The apparent power signal S is generated in two ways:

 Vectorial methodology: uses the scalar product of active and reactive power. The active power is selectable through the active power mode bit (<u>APMx</u> in **DSP\_CR1** and **DSP\_CR2**) between wideband or fundamental.

### **Equation 2**

$$S_{vec} = \sqrt{P^2 + Q^2} \tag{2}$$


• RMS methodology: uses the product of RMS data of voltage and current. This value can be compensated by the apparent power offset calibration block (OFSx[8:0] in DSP\_CR10 and DSP\_CR12).

#### **Equation 3**

$$S_{RMS} = V_{RMS} \cdot I_{RMS} \tag{3}$$

The apparent energy is calculated from vectorial or from RMS apparent power according to <u>AEMx</u> configuration bit in **DSP\_CR1** and **DSP\_CR2**.

Figure 36. Apparent power and energy calculation block diagram



Results of the calculated quantities are stored in the registers as:

ES<sub>1</sub> = primary current channel apparent energy PH1 Apparent Energy[31:0]

S<sub>1RMS</sub> = primary current channel apparent RMS power PH1 Apparent RMS Power[28:0]

S<sub>1vec</sub> = primary current channel apparent vectorial power PH1 Apparent Vectorial Power[28:0]

ES<sub>2</sub> = secondary current channel apparent energy PH2 Apparent Energy[31:0]

S2<sub>RMS</sub> = primary current channel apparent RMS power PH2 Apparent RMS Power[28:0]

S<sub>1vec</sub> = primary current channel apparent vectorial power PH2 Apparent Vectorial Power[28:0]

### 8.4.5 Sign of power

Power measurements are signed calculations. Negative power indicates that energy has been injected into the grid. **DSP\_SR1**, **DSP\_SR2** status registers and **DSP\_EV1**, **DSP\_EV2** registers include sign indication bits for each calculated power.

If the sign of power is negative, the sign bit is set. SIGN = 0: positive power


SIGN = 1: negative power

In the calculation of the sign, a delay equal to half line period is included. If the period of signal is T = 20 ms (f = 50 Hz), the applied delay is 10 ms.

DS10272 - Rev 13 page 31/89



Figure 37. Power sign status bit delay



# 8.4.6 Calculation of power and energy

In the following section, constant parameters, coming from the device architecture, are used:

Table 12. STPM3x internal parameters

Parameter	Value		
Voltage reference	V <sub>REF</sub> = 1.18 [V]		
Decimation clock	DCLK = 7812.5 [Hz]		
Integrator gain (for Rogowski coil only)	k <sub>int</sub> = 1	If ROC bit = 0 in DSP_CR1,2	
	k <sub>int</sub> = 0.8155773	If ROC bit = 1 in DSP_CR1,2	

Basic calculations are listed in Table 13:

Table 13. STPM3x basic calculations

Parameter	Voltage	Current Shunt	Current CT	Current RoCoil	
Gain	$A_V = 2$	$A_{I} = 16$	$A_I = 2$	$A_{I} = 16$	
Calibrators <sup>(1)</sup>	$cal_V = 0.875$	$cal_I=0.875$			
Sensitivity	$\frac{R_2}{R_1 + R_2} \left[ V/A \right]$	$k_{\mathcal{S}} = R_{Shunt} [\Omega]$	$k_S = \frac{R_b}{N} \Big[ V/A \Big]$	$k_S = k_{RoCoil}[V/A]$	
Voltage at channel inputs	$V_{inV} = \frac{R_2}{R_1 + R_2} \cdot V \left[ V \right]$	$V_{inC} = k_S \cdot I[V]$			
Integrator gain (only for Rogowski Coil sensor)	-	$k_{int} = 1$		$k_{int} = 0.8155773$	
ΣΔ bit stream <sup>(2)</sup>	$V_{\Sigma\Delta} = V_{inV} \cdot \frac{A_V}{V_{ref}}$	$I_{\Sigma\Delta} = V_{inC} \cdot \frac{A_I}{V_{ref}}$		$I_{\Sigma\Delta} = \frac{V_{inC} \cdot A_I}{V_{ref} \cdot k_{int}}$	
Input active power	$P_{in} = V \cdot I \cdot cos\varphi = V \cdot I[W]$				
Active power	$P = V_{\Sigma\Delta} \cdot cal_V \cdot I_{\Sigma\Delta} \cdot cal_C \cdot cos\varphi$				
LED freq at rated power <sup>(3)</sup>	$LED_f = \frac{P \cdot DClk}{LED\_PWM \cdot 2}[Hz]$				
	$C_P = rac{\mathit{LED}_f}{P_{in}} \Big[ rac{pulses}{\mathit{Ws}} \Big] = rac{3600000 \cdot \mathit{LED}_f}{P_{in}} \Big[ rac{pulses}{\mathit{kWh}} \Big]$				
Constant pulse	$C_P = \frac{1}{2} \cdot \frac{R_2}{R_1 + R_2} \cdot k_S \cdot k_{int} \cdot \frac{A_V \cdot A_I \cdot cal_V \cdot cal_I}{{V_{ref}}^2} \cdot \frac{DClk}{LED\_PWM} \left[ \frac{pulses}{Ws} \right]$				
Pulse value	$P_{pulse} = \frac{1}{C_P} \left[ \frac{Ws}{pulses} \right]$				
Power register normalized	$p(n)/p_{norm} = \frac{(-1) \cdot 2^{28} \cdot p(n)[28] + p(n)[27:0]}{2^{28}}$				

DS10272 - Rev 13 page 32/89



Parameter	Voltage	Current Shunt	Current CT	Current RoCoil
Power LSB value	$LSB_{P} = \frac{P_{pulse}}{2^{29}} \cdot DClk = \frac{V_{ref}^{2} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}{k_{int} \cdot A_{V} \cdot A_{I} \cdot k_{S} \cdot cal_{V} \cdot cal_{I} \cdot 2^{28}} \left[\frac{W}{LSB}\right]$			
Energy LSB value	$LSB_E = \frac{P_{pulse}}{2^{18}} = \frac{V_{ref}^2 \cdot \left(1 + \frac{R_1}{R_2}\right)}{3600 \cdot DClk \cdot k_{int} \cdot A_V \cdot A_I \cdot k_S \cdot cal_V \cdot cal_I \cdot 2^{17}} \left[\frac{Wh}{LSB}\right]$			

- 1. <u>CHVx</u> and <u>CHCx</u> calibrator bits introduce in the signal processing a correction factor of  $\pm 12.5\%$  (with an attenuation from 0.75 to 1). In order to have the maximum available up/down correction range, by default calibrator values are in the middle of their range (0x800) corresponding to an attenuation factor  $cal_V = cal_I = 0.875$ .
- 2. ΣΔ bitstream should be kept lower than 0.5 (50%) to minimize modulator distortions.
- 3. LED\_PWM is the LED frequency divider that can be set through <u>LPWx</u> bits in DSP\_CR1 and DSP\_CR2 control registers for primary and secondary current channels respectively. Default value is 1. Please refer to Table 35

For each power register, a configurable offset value (default = 0) can be added to the instantaneous power p(n) through OFA[9:0], OFAF[9:0], OFAS[9:0] bits in this way:

#### **Equation 4**

$$p'(n) = p(n) + (-1)^{OFx[9]} \cdot OFx[8:0] \cdot 2^{2}$$
(4)

#### 8.4.7 RMS calculation

RMS block calculates RMS values of current and voltage on each phase continuously every 128  $\mu$ s, as soon as a new sample is available from the ADC, according to the following formulas:

### **Equation 5**

$$V_{RMS} = \sqrt{\frac{1}{T}} \int_{t_0}^{t_0 + T} v^2(t) dt \tag{5}$$


#### **Equation 6**

$$I_{RMS} = \sqrt{\frac{1}{T}} \int_{t_0}^{t_0 + T} i^2(t) dt \tag{6}$$

with T = 200 ms

RMS block architecture is shown in Figure 38

Figure 38. RMS block



If the cut-off frequency of an LP filter is set much below the input signal spectrum, it can be considered as an average operator. In this case and according to the figure, the first LP filter averages its input signal which is produced by division and multiplication:

### **Equation 7**

DS10272 - Rev 13 page 33/89



$$R = \overline{\left(\frac{x^2}{R}\right)} \tag{7}$$

By assumption, the feedback signal R is DC type and therefore, it can be extracted from the average operation and the above equation can be rearranged into:

#### **Equation 8**

$$R^2 = \overline{(x^2)} \tag{8}$$

By a square-root operation on both sides of previous equation we get:

# **Equation 9**

$$R = \sqrt{\overline{(x^2)}} \tag{9}$$

which is RMS value exact definition.

With an AC input signal:

#### **Equation 10**

$$x = x(t) = A\sin(\omega t)$$

$$x^2 = A^2 \sin^2(\omega t) = \frac{A^2(1 - \cos(2\omega t))}{2}$$
(10)

The LP filter cuts the  $2^{nd}$  harmonic component of input signal multiplying it by a dumping factor  $\alpha$ :

#### **Equation 11**

$$R = A\sqrt{\left(\frac{(1 - \alpha\cos(2\omega t))}{2}\right)} \sim \frac{A}{\sqrt{2}} \left(1 - \frac{\alpha}{2}\cos(\omega t)\right)$$
(11)

R result is a DC signal plus the  $2^{nd}$  harmonic ripple with the amplitude of  $\alpha/2$ . For dumping factor |  $\alpha$  |<<1:

# **Equation 12**

$$R \sim \frac{A}{\sqrt{2}} \tag{12}$$

RMS updated values are available in DSP\_REG14 and DSP\_REG15 registers every 128 µs.

Raw ADC samples are also available for post-processing by MCU in registers from **DSP\_REG2** to **DSP\_REG9**. By taking into account the internal parameters in Table 12 and the analog front end components in Table 13, LSB values of voltage and current registers are the following:

Table 14. STPM3x current voltage LSB values

Parameter	Value
Voltage RMS LSB value	$LSB_{V_{RMS}} = \frac{v_{ref} \cdot \left(1 + \frac{R_1}{R_2}\right)}{cal_V \cdot A_V \cdot 2^{15}} [V]$
Current RMS LSB value	$LSB_{I_{RMS}} = \frac{V_{ref}}{cal_{I} \cdot A_{I} \cdot k_{S} \cdot k_{int} \cdot 2^{17}} [A]$
Instantaneous voltage normalized	$v(n)/v_{norm} = \frac{(-1) \cdot 2^{23} \cdot v(n)[23] - v(n)[22:0]}{2^{23}}$
Instantaneous current normalized	$i(n)/l_{norm} = \frac{(-1) \cdot 2^{23} \cdot i(n)[23] - i(n)[22:0]}{2^{23}}$
Instantaneous voltage LSB value	$LSB_{V_{MOM}} = \frac{V_{ref} \cdot \left(1 + {^{R}1}/{R_2}\right)}{cal_V \cdot A_V \cdot 2^{23}} [V]$
Instantaneous current LSB value	$LSB_{I_{MOM}} = \frac{v_{ref}}{cal_I \cdot A_I \cdot k_S \cdot k_{int} \cdot 2^{23}} [A]$

# 8.4.8 Zero-crossing signal

Zero-crossing signals of voltage and current come from fundamental values of voltage and current and output from LPF filter. Resolution of the zero-crossing signal is 8  $\mu$ s given by  $F_{CLK}$  clock = 125 kHz.

DS10272 - Rev 13 page 34/89



ZRC I

Figure 39. Zero-crossing generation

ZRC signal is delayed by an instantaneous voltage current signal: 5.1 ms (typical), as shown in Figure 40.

Cx Fund[23:0]




Figure 40. Zero-crossing signal

# 8.4.9 Phase meter

Phase meter detects:

- The period of the voltage line
- · The phase-angle delay between voltage and current

ZRC\_V

Period
& PER\_ERR

Phase Angle
Detector

Cx\_PHA[11:0]

Figure 41. Phase meter

### **Period measurement**

Starting from *ZRC* signals, line period and voltage/current phase shift are calculated. Period information for the two phases is located in **DSP\_REG1** register.

The measurement of the period is from *ZRC* signal of voltage channel. The period is calculated like an average of last eight measured periods.

The initial values of period are set on 0x9C4 (2500). LSB of period is 8  $\mu$ s given by F<sub>CLK</sub> clock = 125 kHz. Limits to consider the correct period are between 0x600 (1536) and 0xF00 (3840) corresponding to a frequency range between 32.55 and 81.38 Hz.

DS10272 - Rev 13 page 35/89



If the voltage signal frequency is out of this range, PER ERR status bit is set in DSP\_SR1/2.

PER\_ERR = 0: period in the range

PER ERR = 1: period out of range

PER\_ERR bit can be also set when a sag event is detected.

When PER ERR bit is set, PHx PERIOD[11:0] is not updated and keeps the previous correct value.

Setting the default line frequency through <u>REF\_FREQ</u> bit in register **DSP\_CR3** speeds up the period calculation algorithm convergence.

#### Phase-angle measurement

From the period information, the device calculates phase-delay between voltage and current for the fundamental harmonic.

Cx\_PHA[11:0] data for primary and secondary channel are located in DSP\_REG17 and

DSP\_REG19 respectively.

Phase-angle  $\varphi$  in degrees can be calculated from the register value as follows:

### **Equation 13**

$$\varphi = \frac{Cx\_PHA[11:0]}{FClk} \cdot f \cdot 360^{\circ} \tag{13}$$

Resolution at 50 Hz is:

#### **Equation 14**

$$\Delta_{PhaseAngle} = \frac{0x001}{125 \, kHz} \cdot 50 \, Hz \cdot 360^{\circ} = 0.144^{\circ} \tag{14}$$

When PER ERR bit is set, Cx PHA[11:0] is not updated and keeps the previous correct value.

### 8.4.10 Sag and swell detection

The device can detect and monitor the undervoltage (also called voltage dip or sag) and the overvoltage or overcurrent events (swell).

A 4-bit event register stores every time that the sag or swell condition is verified. The event history is stored in **DSP\_EV1** and **DSP\_EV2** registers as SAGx\_EV[3:0], SWVx\_EV[3:0] and SWCx\_EV[3:0]. From the event register, interrupts can be generated, and the event duration is stored in time registers: from **DSP\_REG16** to **DSP\_REG19**.

To correctly detect the event, thresholds have to be set from DSP\_CR5 to DSP\_CR8 as explained below.

To clear event history and time registers, once the event has been detected, <u>ClearSS</u> bit in **DSP\_CR1**, **DSP\_CR2** has to be set. This bit is reset automatically.

To avoid a race condition on digital counters, a time register <u>CLRSS\_TO[3:0]</u> (ClearSS reset time) can be set to extend the reset duration of <u>ClearSS</u> bit. LSB of this register is 8  $\mu$ s.

Status bits are also available in case of sag and swell events in **DSP\_SR1** and **DSP\_SR2**, they can give the information about the sag/swell event start or end and generate an interrupt if masked in **DSP\_IRQ1** and **DSP\_IRQ2** registers.

DS10272 - Rev 13 page 36/89






Figure 42. Sag and swell detection blocks

#### Voltage sag detection

To detect a voltage sag, the fundamental component of voltage is compared to the 10-bit threshold <u>SAG\_THRx[9:0]</u> in **DSP\_CR5** and **DSP\_CR7** for primary and secondary channel respectively.

An internal time counter is incremented until momentary voltage value is below the threshold. Sag event is recorded when the timer counter reaches a programmable value set by <u>SAG\_TIME\_THR[13:0]</u> bits in **DSP\_CR3**. This time threshold is unique for both channels.

When a sag event is detected, LSB of SAGx\_EV[3:0] event register and SAG\_Start bit are set in the interrupt status register and an interrupt is generated.

If sag event ceases, SAGx\_EV register is left shifted and zero is added as LSB, besides, SAG\_end bit in the interrupt status register is set as well.

The duration of the event is stored in SAGx\_TIME[14:0] in **DSP\_REG16** and **DSP\_REG18** for primary and secondary voltage channel respectively.

If the overflow of SAG\_TIME register occurs, SAGx\_EV register is left shifted and its LSB is set, as shown in Figure 43.

LSB of time registers is 8 µs.

To disable sag detection, the SAG THRx register must be set to zero.

DS10272 - Rev 13 page 37/89






Figure 43. Sag detection process

#### Voltage/current swell detection

To detect a voltage or a current swell, the fundamental component of signal is compared to the 10-bit threshold <u>SWV\_THRx[9:0]</u> and <u>SWC\_THRx[9:0]</u> in **DSP\_CR5**, **DSP\_CR6**, **DSP\_CR7** and **DSP\_CR8**.

When the signal overcomes the threshold, a swell event is detected and LSB of SWVx\_EV[3:0] or SWCx\_EV[3:0] event register is set. At the same time, SWELL\_Start bit is set in the interrupt status register and an interrupt can be generated.

If the swell event ceases, SWV\_EV or SWC\_EV register is shifted and its LSB is set to zero, also SWELL\_End bit in the interrupt status register is set.

The duration of the event is stored in SWV\_TIME[14:0] or SWC\_TIME[14:0] in registers from **DSP\_REG16** to **DSP\_REG19** for primary and secondary voltage and current channel respectively.

If the overflow of SWV\_TIME or SWC\_TIME register occurs, the related SWVx\_EV and SWCx\_EV register is left shifted and its LSB is set, as shown in figure below.

LSB of time registers is 8 µs.

To disable swell detection, the registers <u>SWV\_THRx</u> and <u>SWC\_THRx</u> must have maximum value 0x3FF.

DS10272 - Rev 13 page 38/89






Figure 44. Swell detection process

#### Sag and swell threshold calculation

Thresholds for sag voltage detection are calculated below, according to the following input parameters:

V<sub>L</sub>: line voltage nominal RMS value

V<sub>SAG</sub>: target RMS value of sag voltage

R<sub>1</sub>, R<sub>2</sub>: voltage divider resistors

A<sub>V</sub> = 2, voltage channel gain

D<sub>SAG</sub>= 2<sup>10</sup>, length of sag threshold register

cal<sub>V</sub> = 0.875, calibrator mid value

Table 15. Voltage sag

Parameter	Value
SAG peak voltage	$V_{SAG\_peak} = V_{SAG} \cdot \sqrt{2}$
Input signal	$V_{in\_SAG\_peak} = V_{SAG} \cdot \sqrt{2} \cdot \frac{R_2}{R_1 + R_2} \left[ V \right]$
Percentage of FS input	$V_{in\_SAG\_peak}(FS) = \frac{V_{SAG}}{V_{ref}} \cdot A_V \cdot cal_V \cdot \sqrt{2} \cdot \frac{R_2}{R_1 + R_2}$
Register value	$SAG_{V} = \frac{V_{SAG}}{V_{ref}} \cdot A_{V} \cdot \sqrt{2} \cdot \frac{R_{2}}{R_{1} + R_{2}} \cdot cal_{V} \cdot D_{SAG} \left[ HEX \right]$
Register LSB RMS value	$LSB_{SAG\_V} = \frac{V_{ref} \cdot (R_1 + R_2)}{A_V \cdot \sqrt{2} \cdot R_2 \cdot cal_V \cdot D_{SAG}} \left[ V \right]$

To calculate the filtering time for the sag event, we consider the time in which the nominal instantaneous voltage is below the sag threshold, that is:

## **Equation 15**

$$time = 2 \cdot \arcsin\left(\frac{v_{SAG}}{v_L}\right) \cdot \frac{1000}{2\pi f_L} \left[ms\right]$$
 (15)

To correctly distinguish between normal sinusoidal voltage and sag event, the filtering time should be added to this component, for example half line period (10 ms at 50 Hz). Since LSB of SAG\_TIME\_THRx register is 8  $\mu$ s (FCLK = 125 kHz), the value to set is:

#### **Equation 16**

$$TIME = \frac{time + dt}{8 us} \left[ HEX \right] \tag{16}$$

DS10272 - Rev 13 page 39/89



In the same way:

V<sub>SWELL</sub>: target RMS value of swell voltage

A<sub>V</sub>: voltage sensor gain

D<sub>SWELL</sub> = 2<sup>10</sup>, length of swell threshold register

cal<sub>V</sub> = 0.875, calibrator mid value

Following the above calculation we obtain the hexadecimal value of voltage swell threshold:

Table 16. Voltage swell

Parameter	Value	
Register value	$SWELL_V = \frac{V_{SWELL}}{V_{ref}} \cdot A_V \cdot \sqrt{2} \cdot \frac{R_2}{R_1 + R_2} \cdot cal_V \cdot D_{SWELL} \left[ HEX \right]$	
Register LSB RMS value	$LSB_{SWELL\_V} = \frac{V_{ref} \cdot (R_1 + R_2)}{A_V \cdot \sqrt{2} \cdot R_2 \cdot cal_V \cdot D_{SWELL}} \left[ V \right]$	

For the current swell, an analogue procedure can be followed:

I<sub>SWELL</sub>: target RMS value of swell current

ks: current sensor sensitivity [V/A]

A<sub>I</sub>: current sensor gain

cal<sub>I</sub>= 0.875, calibrator mid value

The swell threshold is:

Table 17. Current swell

Parameter	Value
Register value	$SWELL_C = \frac{I_{SWELL}}{V_{ref}} \cdot A_I \cdot \sqrt{2} \cdot k_S \cdot cal_I \cdot D_{SWELL} \left[ HEX \right]$
Register LSB RMS value	$LSB_{SWELL\_C} = \frac{V_{ref}}{A_I \cdot \sqrt{2} \cdot k_S \cdot cal_I \cdot D_{SWELL}} \left[ A \right]$

#### 8.4.11 Tamper detection

The device includes a tamper detection module (the STPM34 and STPM33 only).

To enable this feature, <u>TMP\_EN</u> bit and <u>TMP\_TOL[1:0]</u> tamper tolerance have to be set in **DSP\_CR3**. Tamper detection feature is disabled by default. It is possible to choose among four different tolerances according to Table 18:

**Table 18. Tamper tolerance setting** 

TMP_TOL[1:0]	Tamper tolerance
0x00 TOL = 12.5%	
0x01	TOL = 8.33%
0x10	TOL = 6.25%
0x11	TOL = 3.125%

Tamper module monitors active energy registers of the two channels. Tamper condition is detected when the absolute value of the difference between the two active energy values is greater than the chosen percentage of the averaged value. This occurs when the following equation is satisfied:

**Equation 17** 

(17)

|EnergyCH1 - EnergyCH2| > TOL \* |EnergyCH1 + EnergyCH2|

DS10272 - Rev 13 page 40/89



where TOL is selected according to Table 18.

Detection threshold is much higher than the accuracy difference of the current channels, which should be less than 0.2%, but, some headroom should be left for possible transition effect, due to accidental synchronism of load current change at the rate of energy sampling.

Tamper circuit works if energies associated with the two current channels are both positive or negative, if two energies have different sign, a warning flag <u>"TAMPER OR WRONG"</u> in **DSP\_SR1** or **DSP\_SR2** is set.

The channel with higher energy is signaled by PHx TAMPER status bit in DSP SR1 or DSP SR2.

When internal signals are not good enough to perform the calculations, for example line period is out or range or sigma-delta signals from analog section are stuck at high or low logic level, the tamper module is disabled and its state is set to normal.

#### 8.4.12 AH accumulation


In this particular tamper, the neutral wire is disconnected from the meter and the STPM3x does not sense the voltage anymore, while it keeps sensing the current information. In these conditions, AH accumulator can be used by the microcontroller to regularly calculate the billing based on a nominal voltage value due to the following equation:

#### **Equation 18**

(18)

Energy =  $AH_ACC[31:0] \cdot LSB_{AH_ACC} \cdot V_{NOM}[Wh]$ 

Figure 45. AH accumulation block



The accumulation of current values is controlled by AH status bit. AH bit is set when PER\_ERR = 1 and real values of current overcome an upper threshold set in AH\_UPx[11:0] in **DSP\_CR9** and **DSP\_CR11**. This bit is cleared when RMS current drops below AH\_DOWNx[11:0] threshold in **DSP\_CR10** and **DSP\_CR12**.

To stabilize the current accumulation, SAG event should be monitored by setting some thresholds in the related register.

DS10272 - Rev 13 page 41/89






Figure 46. AH accumulation thresholds

Table 19. AH accumulator LSB

Parameter	Value	
AH accumulator register LSB	$LSB_{AH\_ACC} = \frac{LSB_{I\_RMS} \cdot 2}{3600 \cdot DCLK} \left[ Ah \right]$	
AH threshold register LSB	$LSB_{AH\_UP} = LSB_{AH\_DOWN} = LSB_{I\_RMS} \cdot 2^{5} [A]$	

## 8.4.13 Status bits, event bits and interrupt masks

The device detects and monitors events like sag and swell, tamper, energy register overflow, power sign and errors, generating an interrupt signal on INTx pins when the masked event is triggered.

When the event is triggered, the correspondent bit is set in two registers:

- Live event register DSP\_EV1,2
- Status (also called interrupt) register DSP\_SR1,2

To output the interrupt on INTx pins, the correspondent bit should be set in the interrupt control mask register DSP\_IRQ1,2

#### Live event register

In live event registers (**DSP\_EV1** and **DSP\_EV2**), events are set and cleared by DSP at the sampling rate *DCLK* = 7.8125 kHz.

Table 20. Live events

Bit	Internal signal	Description	
0	PH1+PH2 events <sup>(1)</sup>	Sign total active power	
1		Sign total reactive power	
2		Overflow total active energy	
3		Overflow total reactive energy	
4	PHx events	Sign active power	

DS10272 - Rev 13 page 42/89



Bit	Internal signal	Description
5		Sign active fundamental power
6		Sign reactive power
7		Sign apparent power
8	PHx events	Overflow active energy
9		Overflow active fundamental energy
10		Overflow reactive energy
11		Overflow apparent power
12		Current zero-crossing
13		Current sigma-delta bitstream stuck
14		Current AH accumulation
15	Cx events	
16		Current swell event history
17		Current swell event history
18		
19		Voltage zero-crossing
20		Voltage sigma-delta bitstream stuck
21		Voltage period error (out of range)
22		
23		Voltage swell event history
24	Vx events	voltage swell event history
25		
26		
27		Voltage sag event history
28		voltage sag event history
29		
30	-	Reserved
31	-	Reserved

<sup>1.</sup> Valid for the STPM33 and STPM34 only.

## Status interrupt register

When an event is detected, DSP sets the status register (**DSP\_SR1** and **DSP\_SR2**) bits that remain latched, even if the event ceases, until they are cleared to zero by a write operation.

Table 21. Status register

Bit	Internal signal	Description	
0	PH1+PH2 status <sup>(1)</sup>	Sign total active power	
1		Sign total reactive power	
2		Overflow total active energy	
3		Overflow total reactive energy	
4		Sign secondary channel active power	
5	PH2 IRQ status <sup>(1)</sup>	Sign secondary active fundamental power	
6		Sign secondary reactive power	

DS10272 - Rev 13 page 43/89



Bit	Internal signal	Description	
7		Sign secondary apparent power	
8		Overflow secondary channel active energy	
9	PH2 IRQ status <sup>(1)</sup>	Overflow secondary channel active fundamental energy	
10		Overflow secondary channel reactive energy	
11		Overflow secondary channel apparent energy	
12		Sign primary channel active power	
13		Sign primary channel active fundamental power	
14		Sign primary channel reactive power	
15	PH1 IRQ status	Sign primary channel apparent power	
16	PHT IRQ Status	Overflow primary channel active energy	
17		Overflow primary channel active fundamental energy	
18		Overflow primary channel reactive energy	
19		Overflow primary channel apparent energy	
20	Cx IRQ status	Current sigma-delta bitstream stuck	
21		AH1 - accumulation of current	
22		Current swell detected	
23		Current swell end	
24		Voltage sigma-delta bitstream stuck	
25		Voltage period error	
26	Vx IRQ status	Voltage sag detected	
27		Voltage sag end	
28		Voltage swell detected	
29		Voltage swell end	
30	Tompor status(1)	Tamper	
31	Tamper status <sup>(1)</sup>	Tamper or wrong connection	

<sup>1.</sup> Valid for the STPM33 and STPM34 only.

### Interrupt control mask register

Each bit in the status register has a correspondent bit in **DSP\_IRQ1**, **DSP\_IRQ2** interrupt mask registers. For each bit set, the relative event detection is output on INT1, INT2 pins respectively. In the STPM32, **DSP\_IRQ1** is mapped on INT1 pin only.

Status bits can be monitored by an external microcontroller application, in fact when INTx pin triggers, the application reads the relative status register content and clears it.

Note: Power sign status bits generate level interrupts.

## 8.5 Functional description of communication peripheral

The STPM3x can be interfaced to a control unit through a programmable communication peripheral which can be:

- 5 pins SPI (MISO, MOSI, SCS, SYN, SCL)
- 4 pins UART (RX, TX, SCS, SYN).

The serial communication peripherals share same pins so that they cannot be used at the same time.

Interface selection is implemented through an internal detection system that, at the device startup, detects which of the two communication interfaces has to be used. This feature allows communication to be quickly established with minimal initialization.

Auto-detection works at startup, (power-up or EN pin transition from low to high) by monitoring SCS pin status and automatically selecting the communication interface that matches the configuration:

DS10272 - Rev 13 page 44/89



- If SCS pin is held low the communication method is SPI
- If SCS pin is held high the communication interface is UART.

For the communication interface selection the SCS pin must be kept low or high for SPI or UART selection respectively for at least 125ns after the internal clock signal starts.

According to POR sequence in Figure 28, only after the regulated voltages are OK the PWR\_OK internal signal enables the CLKIN signal to the digital section. After two clock periods, the digital section sets and locks the interface to the selected type. Note that the regulated voltages could be ready later than the Vcc minimum threshold of 2.5 V, because of the capacitance on VDDA and VDDD pins.

Below a timing diagram of startup and interface selection.




Figure 47. Startup interface selection timing

After the selected communication interface is established, the interface is locked to prevent the communication method from changes, and SCS pin is used as chip-select for the device.

Pins used by the serial communication peripheral are listed in Table 22.

Name	Function	SPI connection	UART connection
SYN	Synchronization	GPIO , VCC at startup	GPIO, VCC at startup
SCS	Chip-select	-Start-up interface selection at GND -Chip-select at GND	-Start-up interface selection at VCC -Chip-select at VCC
SCL	Clock	SPI CLK	Not used
MOSI/RXD	Data in	SPI MOSI	UART RX
MISO/TXD	Data out	SPI MISO	UART TX

Table 22. Communication pin description

## 8.6 Communication protocol

A single communication session consists of 4 + 1 (optional CRC) bytes full-duplex data sequence organized as follows:

Table 23. Communication session structures

Byte	Master-side transmitted data	Slave-side transmitted data
1	ADDRESS for 32-bit register to be read	Previously requested data byte LSB
2	ADDRESS for 16-bit register to be written	Previously requested data byte 2 out of 4
3	DATA for 16-bit register to be written, LSB	Previously requested data byte 3 out of 4
4	DATA for16-bit register to be written, MSB	Previously requested data byte MSB

DS10272 - Rev 13 page 45/89



Byte	Master-side transmitted data	Slave-side transmitted data
5 (optional)	Master CRC verification packet	Slave CRC verification packet

The above information is exchanged between master and slave in the same communication session, or transaction. SPI master can issue a read-request and a write-request (optional).

The master initiates the communication sending the STPM3x a frame see Table 23 (read address - write address - LS data byte - MS data byte - optional CRC).

Two command codes are provided:

- Dummy read address 0xFF increments by one the internal read pointer
- Dummy write address 0xFF specifies that no writing is requested (the two following incoming data frames are ignored)

Upon the reception of a frame, the STPM3x replies to master data sending the 32-bit register addressed during the previous communication session; during the first session the slave sends, by default, the 32-bit data stored into the first (row 0) memory register. Data are organized in 8-bit packets so that the least significant byte is sent first and the most significant byte is sent last.

A final 8-bit CRC packet is sent to master to verify no data corruption has occurred during the transmission from slave to master. The CRC feature, enabled by default, can be controlled by a configuration bit into US\_REG1 memory row (read address 0x24, write address 0x24).

If CRC bit in US\_REG1 is cleared, the communication consists of 4 bytes only.

Write-requests are executed immediately after the transaction has completed, while read- requests are fulfilled at the end of the next transaction only, because the sent read-address has just set the internal register pointer to deliver data during the following transaction.

So, while one transaction is enough to write data into memory, at least two transactions are needed to read selected data from memory.

Databytes are swapped with respect to the order of the byte, since during transmission, the 3rd byte sent to MOSI line is the least-significant (LS) byte (bits [7:0]) and the 4th byte is the most-significant (MS) byte of the data to be written (bits [15:8]).

On MISO line, the first data byte received is the least-significant (LS, bits [7:0]) and the last is the most-significant (MS, bits [31:24]) of the record, as shown below.

MOSI

Read Address Write Address LS Data [7:0] MS Data [15:8] CRC Byte

MISO

Data [7:0] Data [15:8] Data [23:16] Data [31:24] CRC Byte

SCS

timeline

Figure 48. Single communication time frame

Data and configuration registers are organized into 32-bit rows in the internal memory, but can only be accessed 16-bit at a time for writing operations.

The address space is 70 rows wide, so there are 70 32-bit addressable elements for reading operations; since the first 21 configuration registers are writable, there are 42 (= 21 x 2) 16-bit addressable elements for writing operations.

DS10272 - Rev 13 page 46/89



32 bits 16 bits MS Data [15:8] LS Data [7:0] MS Data [15:8] LS Data [7:0] Write Address Read Address Data [31:24] Data [23:16] Data [15:8] Data [7:0] Data [31:24] Data [23:16] Data [15:8] Data [7:0] Data [31:24] Data [23:16] Data [15:8] Data [7:0]

Figure 49. Memory data organization

Two different codes are used for the read address space and write address space, which can be found in the register map.

## 8.6.1 Synchronization and remote reset functionality

Data into read-only registers are updated internally by DSP with frequency: 7.8125 kHz (clock frequency measure). Latching is used to sample the updated results into transmission latches. The transmission latches are flip-flops holding the data in the communication interface.

Data latching can be implemented in three ways:

- Using SYN and SCS pin
- Writing the channel latch bits before each reading (<u>S/W Latchx</u> in **DSP\_CR3**)
- Writing auto-latch bit (<u>S/W Auto Latch</u> in **DSP\_CR3**) to automatically latch data registers every clock measure period (128 µs).

The remote reset can be performed in two ways:

- Using SYN and SCS pin
- Writing the reset bit (<u>S/W reset</u> in **DSP\_CR3**).

#### SYN pin: latching, reset and global reset

Latching of internal memory registers can be carried out by producing pulses of a given width on SYN pin while SCS line is high as depicted in Figure 50.

If a single pulse on SYN is detected, latch occurs.

If two consecutive pulses are detected, a reset of measurement registers occurs and the counters are reset, as well

If three consecutive pulses are detected, a global reset occurs, the configuration is also reset and the chip must be initialized again.

Note:

To ensure a correct initialization of DSP, it is recommended to perform a global reset through three SYN pulses at start up and before setting configuration bits.

SCS
SYN

Latch edges

Reset edge

Latch pulse width and other SPI timings are reported in Table 4.

DS10272 - Rev 13 page 47/89






Figure 51. Latching through SYN pulses

#### Software latch

Writing <u>S/W Latchx</u> configuration bits of **DSP\_CR3** register can latch data into transmission latches. These two bits latch channel 1 and channel 2 data registers respectively; once set, they latch data and are automatically reset. By setting <u>S/W Auto Latch</u> bit, latching is performed automatically at the rate of sampling clock, so data latching, before each reading request, is no longer necessary.

#### Software reset

Writing <u>SW Reset</u> configuration bit in **DSP\_CR3** brings the configuration registers to their default values. Data registers are not reset. This bit is automatically cleared after this action.

#### 8.6.2 SPI peripheral

The device implements a full-duplex communication protocol using MISO, MOSI ports for data exchange, SCL for clock port, SCS port for data exchange activation and SYN for internal register data latching and resetting, when no data activation is set (SCS in off-state). Latching and resetting can also be performed by setting the related bits in **DSP\_CR3** register.

With reference to the general SPI protocol, the peripheral is configured to work according to the following settings: cpol = 1, cpha = 1.

#### SPI control register

**US\_REG1** register contains 16-bits with all the configuration parameters of t SPI and UART interfaces of the STPM3x. Table 24 describes SPI related bits:

Default value Bit position in row Name Description Little(1) or big(0) - endian for bit transmission in data-LSBfirst 15 0 14 **CRCenable** Enable/disable CRC feature 1 Polynomial used to validate transmitted and received [7:0] CRCPolynomial 0x07 data

Table 24. SPI control register

LSBfirst: endianness of data-byte transmission and reception

CRCenable: enables the optional CRC feature

CRCPolynomial: default polynomial used is  $0x07 (x^8+x^2+x+1)$ 

## **SPI timings**

Any single transaction timing follows the scheme in Figure 7.

For consecutive writing transactions, a minimum time interval of 4µs has to be taken into account in order to avoid overrun issues.

For latch and consecutive read transactions a minimum time interval of 4 µs has to be taken into account in order to avoid overrun issues.

DS10272 - Rev 13 page 48/89



#### **Examples**

All frames in the following examples do not contain CRC byte, which has to be added just in case the feature has not been disabled previously. After that CRC has been disabled, the frame consists of four bytes only.

To write bits from 31 to 16 (most significant bits) in row 1 with data byte 0xABCD and read row 2 in the following transaction, the first four bytes of the transmission (without CRC) are: 04\_03\_CD\_AB. To receive data from register 04 the master should send the frame: FF\_FF\_FF\_FF.

To write lower (least significant) 16-bits in row 3 with data #AABB and read back from the same row the frame to send is 06\_06\_BB\_AA, followed by the frame FF\_FF\_FF to receive requested data from the device.

The sent frame changes according to LSBfirst setting:

Table 25. LSBfirst example

LSBfirst = 0	04_03_CD_AB
LSBfirst = 1	20_C0_B3_D5

MISO line is valid as well. In this case, there is a full-reverse data transmission when LSBfirst = 1,since data bit reception order changes as shown in Table 26.

Table 26. LSBfirst and MISO line

	Byte[0]	Byte[1]	Byte[2]	Byte[3]
LSBfirst = 0	[7:0]	[15:8]	[23:16]	[31:24]
LSBfirst = 1	[0:7]	[8:15]	[16:23]	[24:31]

LSBfirst can be programmed using the transactions (other configuration bits involved in the transaction are set to their default states):

Table 27. LSBfirst programming

LSBfirst = 1	24_24_07_CO
LSBfirst = 0	24_24_EO_02

The transaction to write LSBfirst = 0 is byte-reversed, since the system has moved from the LSBfirst = 1 condition. The read address is set so to read in the following transaction the content of **US\_REG1**.

Following the frames to enable/disable CRC feature:

Table 28. CRCenable programming

CRCenable = 1	24_24_07_40
CRCenable = 0	24_24_07_00

To reset all SPI and UART status register's bits, the following frame should be sent: 28 29 00 00.

To clear SPI status bits only, SPI-master can send 1 s sequence to UART status bit register. Referring to the previous example, this leads to the following transaction: 28 29 FF 00.

Events are associated to interrupts so that, when the correspondent event mask bit in SPI IRQ register is activated, INT line is sensitive to that event.

For example, to activate CRC error interrupt (bit 12, related to status bit 28), the mask 0x1000 has to be written to write address 0x28 by the following transaction: 28\_28\_00\_10.

DS10272 - Rev 13 page 49/89



#### 8.6.3 UART peripheral

The STPM3x provides the UART interface, which allows a communication using two single direction pins only. The connection to SCS and SYN pins is recommended to ensure proper device start up and reset procedures.

Main features of this interface are:

- Full-duplex, asynchronous communication
- Low-level sequential data exchange protocol (1 start, 8 data, 1 stop)
- NRZ standard format (mark/space)
- Fractional baud rate generator system (to offer a wide range of baud rates)
- Several error detection flags
- Configurable frame length
- Optional configurable CRC checksum
- Optional noise immunity algorithm.

TX pin accesses this interface, which transmits data to the microcontroller, and RX pin, which receives data from the microcontroller. A simple master/slave topology is implemented on the UART interface where the STPM3x acts as the slave.

Transmission and reception are driven by a common baud rate generator; the clock for each one is generated only when UART is enabled.

UART transmitting and receiving sections must have the same bit speed, frame length and stop bits.

Chip selection in UART mode requires SCS bit is kept high.

Communication starts when the master sends slave a valid frame (the microcontroller). The format of the frame is shown below.

Next Start Stop Bit 2 Bit 5 Bit 0 Bit 1 Bit 3 Bit 4 Bit 6 Bit 7 Start Rit Bit Bit Clock Start Idle frame Bit Start Break frame Extra Rit

Figure 52. UART frame

As shown in Figure 52, each frame consists of 10 bits. Each bit is sent to a variable rate. All frame data are sent LSBfirst.

If a BREAK frame is received, a break flag is set and the whole packet reception aborts. The frame receiver can recognize an IDLE frame, but packet processing is not involved.

## **UART** control register

**US\_REG1** and **US\_REG2** registers respectively contain all the configuration parameters of SPI and UART interfaces of the STPM3x. Table 29 describes UART bits:

Table 29. UART control register US\_REG1

Row bit position	Name	Description	Default value
[23:16]	Timeout	Timeout threshold [ms]	0

DS10272 - Rev 13 page 50/89



Row bit position	Name	Description	Default value
9	Break on error	Enable/disable the operation to send break frame in case of error	0
8	Noise detection enable	Enable/disable error detection based on noise immunity algorithm	0
[7:0]	CRCPolynomial	Polynomial used to validate transmitted and received data	0x07

- Timeout: any communication session should be completed within this configurable time threshold (ms). If
  the timeout value is zero this threshold is disabled. If timeout expires, the reception and the transmission
  processes stop and, if enabled, a BREAK character is transmitted to warn the master about the error.
  Packet processing can resume only after that BREAK transmission has been completed and an IDLE
  frame has been received.
- Break on error: if an error occurs (framing/noise/timeout/RX overrun) a BREAK command is transmitted to the master.
- Noise error detection. An oversampling technique is implemented to raise the noise level immunity:
  received bit value is accomplished taking in account the value of three samples, and applying to them the
  majority rule. This noise immunity algorithm is automatically enabled: if "noise detection enable" bit is set,
  all samples must have the same value to get a valid bit reception. In this case, when noise is detected
  within a frame, a noise detection error is issued and the whole packet is discarded.
- CRCPolynomial: default polynomial used is 0x07 (x8+x2+x+1).

CRC, in case of UART, has to be calculated on the reversed byte frame, because of the internal structure of UART blocks.

For example, if the frame to transmit is 04 03 CD AB, CRC should be calculated on the frame:

20 C0 B3 D5 -> CRC = 0x16

The frame to send is: 04\_03\_CD\_AB with the reversed CRC = 68.

Note: For UART peripheral, CRC byte is sent reversed only.

Table 30. UART control register US\_REG2

Row bit position	Name	Description	Default value
[23:16]	Frame delay	TX frame-to-frame delay [bit periods]	0
[15:0]	Baud rate	Fractional baud rate generation	0x0683

- Frame delay: delay (expressed as bit periods) in transmitted frames. The bit period depends on the baud rate divider selection (see below).
- Baud rate: set to 9600 default value, the communication baud rate can be programmed in this configuration register. Theoretical values for configuration register can be calculated according to the following formulas, where a main clock frequency is 16 MHz, BR is the desired baud rate and BRDIV is the theoretical value of fractional divider:

## **Equation 19**

$$BRDIV = \frac{Main Clock Frequency}{16 \cdot Communication Baud Rate} = \frac{16 \cdot 10^6}{16 \cdot BR}$$
 (19)

Equation 20

$$BRR_I = [BRDIV] = int(BRDIV)$$
 (20)

Equation 21

$$BRR_F = round(16 \cdot (BRDIV - BRR_I)) \tag{21}$$

where BRR<sub>I</sub> are bits [15:4] and BRR<sub>F</sub> are bits [3:0] of the register. According to the chosen baud rate divider the bit period is:

#### **Equation 22**

$$Bit Period = (16 \cdot BRR_I + BRR_F) \cdot MClk Period$$
 (22)

Table 31 summarizes the above calculation of the register value to select some typical baud rates:

DS10272 - Rev 13 page 51/89



Table 31. Baud ra	te registe	r examples
-------------------	------------	------------

Baud rate	BRDIV	BRR <sub>I</sub>	BRR <sub>F</sub>	Register value
2400	416.666667	416 = 0x1A0	11 = 0xB	1A0B
9600	104.166667	104 = 0x68	3 = 0x3	683
19200	52.0833333	52 = 0x34	1 = 0x1	341
57600	17.3611111	17 = 0x11	6 = 0x6	116
115200	8.68055556	8 = 0x8	11 = 0xB	8B
230400	4.34027778	4 = 0x4	5 = 0x5	45
460800	2.17013889	2 = 0x2	3 = 0x3	23

## 8.6.4 UART/SPI status register and interrupt control register

At row 20, at read address 0x28, the register is responsible for holding the status of UART/SPI peripherals of the STPM3x device. Setting the correspondent bit in IRQ CR the interrupt mask raises an interrupt on both INT1, INT2 pins based on the peripheral status.

Table 32. UART/SPI status and interrupt control register

Register	Bit position	Description	Default value	Access mode
	30	SPI RX overrun	0	RW
	29	SPITX underrun	0	RW
	28	SPI CRC error	0	RW
	27	UART/SPI write address error	0	RW
	26	UART/SPI read address error	0	RW
	25	SPITX empty	0	RO
SR	24	SPI RX full	0	RO
SK	22	UART TX overrun	0	RW
	21	UART RX overrun	0	RW
	20	UART noise error	0	RW
	19	UART frame error	0	RW
	18	UART timeout error	0	RW
	17	UART CRC error	0	RW
	16	UART break	0	RW
	14	mask for SPI RX overrun error status bit	0	RW
	13	maskfor SPI TX underrun error status bit	0	RW
	12	mask for SPI CRC error status bit	0	RW
	11	mask for write address error status bit	0	RW
	10	mask for read address error status bit	0	RW
IRQ CR	9	mask for SPITX empty	0	RW
	8	mask for SPI RX full	0	RW
	6	mask for UART TX overrun	0	RW
	5	mask for UART RX overrun	0	RW
	4	mask for UART noise error	0	RW
	3	mask for UART frame error	0	RW

DS10272 - Rev 13 page 52/89



Register	Bit position	Description	Default value	Access mode
IRQ CR	IBO CP 2 mask for UART timeout error		0	RW
integ on	1	mask for UART CRC error	0	RW

- SPI RX overrun: occurs when two consecutive write transactions are too fast and close to each other
- SPI TX underrun: occurs when a read-back operation (= write then read the same register) or latch/read is too fast
- SPI CRC error: CRC error detected
- UART/SPI write address error: write address out of range (not write address not writable)
- UART/SPI read address error: read address out of range (not read address not readable)
- SPI TX empty: transmission buffer empty (for SPI diagnostic, not recommended for normal IRQ operations)
- SPI RX full: reception buffer full (for SPI diagnostic, not recommended for normal IRQ operations)
- UART TX overrun: occurs when master and slave have different baud rates and master transmits before reception has ended
- UART RX overrun: active when received data have not been correctly processed
- UART noise error: noisy bit detected
- UART frame error: missing stop bit detected
- UART timeout error: timeout counter expired
- UART CRC error: CRC error detected
- UART break: break frame (all zeros) received.

Read-write status bits are set by the occurrence of the related event and are not reset when the event ceases, on contrary master can only reset them transmitting a write sequence addressed to memory location 0x28.

DS10272 - Rev 13 page 53/89



## 9 Application design and calibration

The choice of external components in the transduction section of the application is a crucial point in the application design, affecting the precision and the resolution of the whole system. A compromise has to be found among the following needs:

- 1. Maximizing signal-to-noise ratio in the voltage and current channel
- 2. Choosing current-to-voltage conversion ratio k<sub>S</sub> and the voltage divider ratio in a way that calibration can be achieved for a given constant pulse C<sub>P</sub>
- Choosing k<sub>S</sub> to take advantage of the whole current dynamic range according to desired maximum current and resolution

In this section, the rules for a good application design are described. After the design phase, any tolerance of the real components from these values or device internal parameter drift can be compensated through calibration. Please refer to Section 8.4.6 and Section 8.4.7 for device basic calculations.

## 9.1 Application design

To reach  $C_P$  target output constant pulse at default <u>LPW</u> value, the analog front end component choice has to depend on:

- value of R<sub>1</sub> voltage divider resistor, given R<sub>2</sub> and kS current sensor sensitivity
- k<sub>S</sub> given R1 and R<sub>2</sub> voltage divider resistors Calculations for these two methods are developed below:

#### First method: constant k<sub>S</sub>

Given  $R_2$  (smaller voltage divider resistor),  $k_S$  (current sensor sensitivity) and the target meter constant pulse CP (pulses/kWh) as input of the calculations, the value of the voltage divider resistor  $R_1$  comes from the following formula:

#### **Equation 23**

$$R_1 = R_2 \cdot \left( \frac{1800 \cdot k_S \cdot k_{int} \cdot A_V \cdot A_I \cdot cal_V \cdot cal_I \cdot DClk}{V_{ref}^2 \cdot C_P} - 1 \right) \left[ \Omega \right]$$
 (23)

#### Second method: constant R<sub>1</sub>

Given  $R_1$ ,  $R_2$  (voltage divider resistors) and  $C_P$  target meter constant pulse (pulses/kWh) as input of the calculations, the value of  $k_S$  current sensor comes from the following formula:

#### **Equation 24**

$$k_{S} = \frac{V_{ref}^{2} \cdot C_{P} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}{1800 \cdot A_{V} \cdot A_{I} \cdot k_{int} \cdot cal_{V} \cdot cal_{I} \cdot DClk} \left[ mV/A \right]$$
(24)

Note:

The resistor (the former) or the current channel sensor sensitivity (the latter) must be chosen as closer as possible to the target; small tolerance is compensated by the calibration, to reach the target constant pulse C<sub>P</sub>.

With the above external components, the maximum measurable values of RMS voltage and current are:

## **Equation 25**

$$V_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_V \cdot \sqrt{2}} \cdot \frac{R_1 + R_2}{R_2} \left[ V \right]$$
 (25)

## **Equation 26**

$$I_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_I \cdot \sqrt{2}} \cdot \frac{1}{k_S \cdot k_{int}} \left[ A \right] \tag{26}$$

These values are calculated leaving some available room for the input range with the peak value and minimizing modulator distortions.

The current resolution value is equal to 4 times LSB<sub>IRMS</sub>:

#### **Equation 27**

$$I_{MIN} = \frac{v_{ref}}{A_I \cdot cal_I \cdot k_{int} \cdot k_S \cdot 2^{15}} \left[ A \right]$$
 (27)

Example: current transformer case

DS10272 - Rev 13 page 54/89



This example shows the correct dimensioning of a meter using a current transformer having the following specification:

Table 33. Example 1 design data

Parameter	Value
V <sub>N</sub> nominal voltage	230 V <sub>RMS</sub>
I <sub>N</sub> nominal current	5 A <sub>RMS</sub>
I <sub>Max</sub> maximum current	40 A <sub>RMS</sub>
C <sub>P</sub> constant pulses	1000 imp/kWh

The dimension of the voltage channel considers the voltage divider resistor values as 770 k $\Omega$  and 470  $\Omega$ . Setting C<sub>P</sub>= 64000 pulses/kWh (at <u>LPWx</u> = 1 - device default value) and according to calculation above the following values are:

Table 34. Example 1 calculated data

Parameter	Value
Current sensor sensitivity	$k_S = \frac{v_{ref}^2 \cdot c_P \cdot \left(1 + {^R1/R_2}\right)}{1800 \cdot A_V \cdot A_I \cdot cal_V \cdot cal_I \cdot DClk} = 3.51 \ mV/A$
LED frequency at P <sub>N</sub>	$LED_f = \frac{C_P \cdot V_N \cdot I_N}{3600000} = 20.44  Hz$
V <sub>MAX</sub>	$V_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_V \cdot \sqrt{2}} \cdot \frac{R_1 + R_2}{R_2} = 347.8 V$
I <sub>MAX</sub>	$I_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_I \cdot \sqrt{2}} \cdot \frac{1}{k_S} = 60.5 A$
I <sub>MIN</sub>	$I_{MIN} = \frac{v_{ref}}{A_I \cdot cal_I \cdot k_{int} \cdot k_S \cdot 2^{15}} = 5.97  mA$
LSB <sub>P</sub>	$LSB_{P} = \frac{v_{ref}^{2} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}{k_{int} \cdot A_{V} \cdot A_{I} \cdot k_{S} \cdot cal_{V} \cdot cal_{I} \cdot 2^{28}} = 0.818  mW/LSB$
LSB <sub>E</sub>	$LSB_E = \frac{V_{ref}^2 \cdot \left(1 + {^R1}/R_2\right)}{3600 \cdot DClk \cdot k_{int} \cdot A_V \cdot A_I \cdot k_S \cdot cal_V \cdot cal_I \cdot 2^{17}} = 0.214 \; mWs/LSB$

To set the desired LED pulse output, division factor LED\_PWM can be set through <u>LPWx[3:0]</u> bits in **DSP\_CR1** and **DSP\_CR2** configuration registers.

Table 35. LPWx bits, Cp, LED frequency relationships

LPWx	LED_PWM	C <sub>P</sub> [imp/kWh]	LED at P <sub>Nom</sub> [Hz]	Pulse value [Ws]
0000	0.0625	1024000	327.11	3.52
0001	0.125	512000	163.56	7.03
0010	0.25	256000	81.78	14.06
0011	0.5	128000	40.89	28.13
0100	1	64000	20.44	56.25
0101	2	32000	10.22	112.50
0110	4	16000	5.11	225
0111	8	8000	2.56	450

DS10272 - Rev 13 page 55/89



LPWx	LED_PWM	C <sub>P</sub> [imp/kWh]	LED at P <sub>Nom</sub> [Hz]	Pulse value [Ws]
1000	16	4000	1.28	900
1001	32	2000	0.64	1800
1010	64	1000	0.32	3600
1011	128	500	0.16	7200
1100	256	250	0.08	14400
1101	512	125	0.04	28800
1110	1024	62.5	0.02	57600
1111	2048	31.25	0.01	115200

The closer value to desired C<sub>P</sub> is given by setting LPWx divider to 1010.

Any tolerance producing small variation of C<sub>P</sub> from 1000 imp/kWh can be compensated by calibration: setting CHV and CHC bits.

## 9.2 Application calibration

The meter has to be calibrated so to compensate external component tolerances and internal V<sub>REF</sub> possible drift.

After the calibration, a meter using the STPM3x can reach IEC class 0.2 accuracy, taking into account that the component choice follows the rules explained above, and the layout and signal routing minimize the noise capture.

## 9.2.1 Voltage and current calibration (CHVx, CHCx bits)

Thanks to the device internal architecture and linearity, all calculated values (RMS, energies and powers) can be calibrated in a single point, just calibrating voltage and current streams.

For this purpose, a known nominal voltage  $V_N$  and current  $I_N$  must be applied to the meter under calibration.

Referring to Section 9.1 and Section 5, having  $R_1$  or  $k_S$  calculated as stated in the previous section, the target values of voltage and current RMS registers,  $X_V$  and  $X_I$  respectively are calculated as follows:

Table 36. Calibration target values

Parameter	Value
Voltage register value at V <sub>N</sub>	$X_V = \frac{v_N \cdot A_V \cdot cal_V \cdot 2^{15}}{v_{ref} \cdot \left(1 + \frac{R_1}{R_2}\right)}$
Current register value at I <sub>N</sub>	$X_{I} = \frac{I_{N} \cdot A_{I} \cdot cal_{I} \cdot k_{int} \cdot k_{S} \cdot 2^{17}}{V_{ref}}$

Note:

For the above calculation, the calculated value of the component  $k_S$  or  $R_1$  (according to the chosen design method) must be used; the difference of the real component is compensated by calibration as a tolerance.

To start calibration, the device has to be programmed with the proper gain and current sensor; moreover, to obtain the greatest correction dynamic, calibrators are initially set in the middle of their range (0x800), thus obtaining a calibration range of  $\pm$  12.5% per voltage or current channel.

After applying  $V_N$  and current  $I_N$  to the meter, a certain number of voltage and current RMS samples must be read and averaged (please, refer to averaged register values as  $V_{AV}$  and  $I_{AV}$ ) to calculate voltage and channel calibrators as follows:

Table 37. Calibrator calculation

Parameter	Va	lue
Calibrator value	$CHV = 14336 \cdot \frac{X_V}{V_{AV}} - 12288$	$CHC = 14336 \cdot \frac{X_I}{I_{AV}} - 12288$

DS10272 - Rev 13 page 56/89



Parameter	Va	lue
Correction factor	$K_V = 0.125 \cdot \frac{CHV}{2048} + 0.75$	$K_I = 0.125 \cdot \frac{CHC}{2048} + 0.75$

The above procedure must be repeated for all voltage/current channels.

Note:

for proper energy calculation of secondary channel in STPM33, the value of CHV1 calibrator must be copied also in CHV2.

#### 9.2.2 Phase calibration (PHVx, PHCx bits)

The STPM3x does not introduce any phase shift between voltage and current channels.

However, the voltage and current signals come from transducers, which could have inherent phase errors. For example, a phase error of 0.1° to 0.3° is not uncommon for a current transformer (CT). These phase errors can vary from part to part, and they must be corrected in order to perform accurate power calculations. The errors associated with phase mismatch are particularly noticeable at low power factors.

The phase compensation block provides a method of digital phase correction of the phase shifting between voltage and current channels which can be introduced by the external component intrinsic characteristics or by external component mismatch. The amount of phase compensation can be set per each channel, and it is executed delaying the currents and voltage samples using bits of the phase calibration configurators: PHCx[9:0] and PHVx[1:0].

These registers act in the same way by delaying the desired waveform by a certain quantity given from the equations below in degree:

 $\begin{array}{ll} \textbf{Parameter} & \textbf{Value} \\ \\ \textbf{Current shift} & \varphi_{\textit{C}} = \frac{f_{line}}{\text{SCLK}} \cdot \text{PHCx}[9 \mathbin{:} 0] \cdot 360^{\circ} \\ \\ \textbf{Voltage shift} & \varphi_{\textit{V}} = \frac{f_{line}}{\text{SCLK}} \cdot \text{PHVx} \Big[1 \mathbin{:} 0\Big] \cdot 2^9 \cdot 360^{\circ} \\ \\ \textbf{Global phase shift} & \varphi = \frac{f_{line}}{\text{SCLK}} \cdot \Big(\text{PHCx}[9 \mathbin{:} 0] - \text{PHVx}[1 \mathbin{:} 0] \cdot 2^9\Big) \cdot 360^{\circ} \\ \\ \end{array}$ 

Table 38. Phase delay

A capacitive behavior is determined by the current leading the voltage waveform to a certain angle. In this case, there is the compensation by delaying the current waveform by the same angle through PHCx register. For a 50 Hz line the current channel waveform maximum delayed is:

 $\phi C \le 4.6035^{\circ}$  with step  $\Delta \phi C = 0.0045^{\circ}$ 

An inductive behavior has the opposite effect, so that current lags the voltage waveform. In this case, PHV register delays the voltage waveform by the minimum angle to invert the behavior to capacitive and then acting on PHCx register for the fine tuning of the current waveform.


PHV impacts on the calculation of power and energies related to both current channels. For a 50 Hz line, the voltage channel waveform maximum delayed is:

 $\phi V \le 6.912^{\circ}$  with step  $\Delta \phi V = 2.304^{\circ}$ .

DS10272 - Rev 13 page 57/89



Figure 53. Phase shift error



The  $\theta$  angle can be measured through the error on active power (from LED) averaged over a certain number of samples (for example 50) at power factor PF = 0,5.

For example, if the error = e, the phase shift between voltage and current is:

## **Equation 28**

$$\theta = \arccos\left(\frac{1+e}{2}\right) - 60^{\circ} \tag{28}$$

To compensate this error, PHC and PHV bits must be set as below, to introduce a correction factor  $\varphi = -\theta$ .

Table 39. Phase compensation

Parameter	Value
$\varphi \geq 0$	$PHVx = 0x0$ $PHCx = \frac{\varphi \cdot SCLK}{360 \cdot f_{line}}$
$-\frac{f_{line}}{\text{SCLK}} \cdot 2^9 \cdot 360^\circ \le \varphi < 0$	$PHVx = 0x1$ $PHCx[9] = 0$ $PHCx[8:0] = PHVx \cdot 2^9 + \frac{\varphi \cdot SCLK}{360 \cdot f_{line}}$
$-\frac{f_{line}}{\text{SCLK}} \cdot 2^{10} \cdot 360^{\circ} \le \varphi < -\frac{f_{line}}{\text{SCLK}} \cdot 2^{9} \cdot 360^{\circ}$	$PHVx = 0x2$ $PHCx[9] = 0x0$ $PHCx[8:0] = PHVx \cdot 2^{10} + \frac{\varphi \cdot SCLK}{360 \cdot f_{line}}$
$-\frac{f_{line}}{\text{SCLK}} \cdot 2^9 \cdot 3 \cdot 360^\circ \le \varphi < -\frac{f_{line}}{\text{SCLK}} \cdot 2^{10} \cdot 360^\circ$	$PHVx = 0x3$ $PHCx[9] = 0x0$ $PHCx[8:0] = PHVx \cdot 2^9 + \frac{\varphi \cdot SCLK}{360 \cdot f_{line}}$

## 9.2.3 Power offset calibration (OFAx, OFAFx, OFRx, OFSx bits)

The device has the power offset compensation register for all measured powers (active, active fundamental, reactive and apparent) to compensate, for each channel, the power measured due to noise capture in the application.

Power registers are signed values, (MSB is the sign and negative values are two's complemented); the power offset registers are also signed registers with LSB value equal to 4 times the power LSB:

DS10272 - Rev 13 page 58/89



Table 40. Power offset LSB

Parameter	Value
Power LSB value	$LSB_{P} = \frac{v_{ref}^{2} \cdot (1 + {^{R}1}/{_{R}2})}{k_{int} \cdot A_{V} \cdot A_{I} \cdot k_{S} \cdot cal_{V} \cdot cal_{I} \cdot 2^{28}} \left[ \frac{W}{LSB} \right]$
Power offset LSB value	$LSB_{PO} = LSB_P \cdot 2^2 = \frac{V_{ref}^2 \cdot \left(1 + \frac{R_1}{R_2}\right)}{k_{int} \cdot A_V \cdot A_I \cdot k_S \cdot cal_V \cdot cal_I \cdot 2^{28}} \cdot 2^2 \left[\frac{W}{LSB}\right]$

Power offset can be compensated by measuring the power value when the current I = 0, if the average value is not null; the value is due to external influences, then an opposite value should be applied to the power offset register.

Note:

The apparent power offset OFSx is not added to apparent power, but directly to apparent energy (either RMS or vectorial apparent energy). In case of vectorial apparent power calculation, an offset applied to active or reactive energy will be reflected also on the apparent power.

DS10272 - Rev 13 page 59/89



# 10 Register map

There are three types of data register:

- RW: read and written by application (in yellow in the pictures below)
- RWL: the status bits, set from DSP, must be latched to read updated content, and must be cleared by the application (in blue in the pictures below)
- RL: read registers only, they contain measured data and are continuously updated by DSP, so they need to be latched before reading (in blue in the pictures below).

The following nomenclature is used in the above registers:

- A: active wideband
- F: active fundamental
- · R: reactive
- S: apparent

## 10.1 Register map graphical representation

Figure 54. Register map 1

								Index													
		(R)ead		MSW	[31:16]				LSV	[15:0]			DEFAULT								
Row	Address	(W)rite	M SB [	[31: 24]		L SB	[23: 16]	M:	B [15:8]	LSB	3 [7:0]	REG	VALUE								
		(L) at ch	31:28	27:24	23	:20	19:16	15:12	11:8	7:4	3:0										
			31 30 29 28	27 26 25 24	23 22	21 20	19 18 17	16 15 14 13 1	2 11 10 9 8	7 6 5 4	3 2 1 0										
0	00	RW	LCS1[1:0] LPS1[1:0]	LPW1[3:0]		ROC1 BHPFC1	BHPFV1 APM1 AEM1			CLEARSS [0:7]LOL	CLRSS_TO1[3:0]	DSP_CR1	040000A0								
1	02	RW	LCS2[1:0] LPS2[1:0]	LPW2[3:0]		ROC2 BHPFC2	BHPFV2 APM2 AEM2			ENVREF2	CLRSS_TO2[3:0]	DSP_CR2	240000A0								
2	04	RW		REF_FRE Q EN_CUM LED2_OFF LED1_OFF	SW Auto LATCH SW LATCH	SW LATCH SW RESET	TMP_TOL	ZCR_SEL [1:0]													
3	06	RW			PHV1 [1:0]		PHC1	[9:0]	PHV2 [1:0]	PHC2 [9:0	]	DSP_CR4	00000000								
4	08	RW	SA	AG_THR1 [9:0]			SWV_TH	IR1 [9:0]		CHV1 [11:0]		DSP_CR5	003FF800								
5	0A	RW					SWC_TF	IR1 [9:0]		CHC1 [11:0]		DSP_CR6	003FF800								
6	0C	RW	SA	\G_THR2 [9:0]			SWV_TF			CHV2 [22:0]		DSP_CR7	003FF800								
7	0E	RW					SWC_TH			CHC2 [11:0]		DSP_CR8	003FF800								
8	10	RW		OFAF1 [9:0]			OFA1	· ·		AH_UP1 [11:0]		DSP_CR9	00000FFF								
9	12	RW		OFS1 [9:0]			0FR1	<u> </u>		AH_DOWN1 [11:0]		DSP_CR10	00000FFF								
10	14	RW		OFAF2 [9:0]		_	OFA2	<del></del>		AH_UP2 [11:0]		DSP_CR11	00000FFF								
11	16	RW		OFS2 [9:0]			OFR2			AH_DOWN2 [11:0]		DSP_CR12	00000FFF								
12	18	RW		GAIN1[1:0]				enC1													
13	1A	RW		GAIN2[1:0]				enC2			enV2	DFE_CR2	03270327								
14	1C	RW	V1IRQ	CR [7:0]	C1 IRQ	CR[3:0]	PH1	IRQ CR [11:0]	PH2 IR0	CR [11:0]	PH1+2 IRQ CR[3:0]	DSP_IRQ1	00000000								
15	1E	RW	V2 IRQ	CR [7:0]	C2 I RQ	CR[3:0]	PH1	IRQ CR [11:0]	PH2 IR0	CR [11:0]	PH1+2 IRQ CR[3:0]	DSP_IRQ2	00000000								

DS10272 - Rev 13 page 60/89



Figure 55. Register map 2




Figure 56. Register map 3

																	Inc	iex																	
		(R)ead							MSW	[31:1	6]														LSW	[15:0	]							REG	DEFAULT
Row	Address	(W)rite			M SE	3 [31:	24]					L	SB [Z	23:16	1						MSE	[15:8	3]						LSI	B [7:0]	]			REG	VALUE
		(L) at ch		31:28			2	7:24			23:	20			19	:16			1	15:12			1	:8			7	7:4				3:0			
			31	30 2	9 28	3 27	26	3 2	5 24	23	22	21	20	19	18	17	16	15	14	1 13	12	11	10	9	8	7	6	5	4	3	:	2 1	0		
24	30	RL																			V1 Da	ta [23	:0]											DSP_REG2	00000000
25	32	RL																			C1 Da	ta [23	:0]											DSP_REG3	00000000
26	34	RL																			V2 Da	ta [23	:0]											DSP_REG4	00000000
27	36	RL																			C2 Da	ta [23	:0]											DSP_REG5	00000000
28	38	RL								V1 Fund (23.0) C1 Fund (23.0)																DSP_REG6	00000000								
29	3A	RL								C1 Fund [23:0] V2 Fund [23:0]																DSP_REG7	00000000								
30	3C	RL								V2 Fund [23:0]																DSP_REG8	00000000								
31	3E	RL								V2 Fund (23:0) C2 Fund (23:0)																DSP_REG9	00000000								
32	40	RL																																DSP_REG10	00000000
33	42	RL																																DSP_REG11	00000000
34	44	RL																																DSP_REG12	00000000
35	46	RL																																DSP_REG13	00000000
36	48	RL							C1 RI	MS Dat	ta [16:0	]													V1RN	IS Da	ta [14	0]						DSP_REG14	00000000
37	4A	RL							C2 RI	MS Dal	ta [16:0	1													V2 RN	IS Da	ta [14	[0]						DSP_REG15	00000000
38	4C	RL							V1Sa	ag Tim	e [14:0]													١	/1 Sw	ell Tin	ne [14	:0]						DSP_REG16	00000000
39	4E	RL								C1 P	hase A	ngle (	11:0]											(	C1 Sw	ell Tin	ne [14	:0]						DSP_REG17	00000000
40	50	RL							V2 Sa	ag Tim	e [14:0]													1	/2 Sw	ell Tin	ne [14	:0]						DSP_REG18	00000000
41	52	RL								C2 P	hase A	ngle [	11:0]											(	22 Sw	ell Tin	ne [14	:0]						DSP_REG19	00000000

Figure 57. Register map 4

																		Inc	ex																
		(R)ead								MSW	31:16	ı													LS	W [15	5:0]							REG	DEFAULT
Row	Address	(W)rite				M SB	[31: 24	<b>4</b> ]						.SB [	23:16	]					M S	B [15	:8]						LSE	[7:0]				KEG	VALUE
		(L) at ch		31	1:28			27	:24			23:	20			19	9:16			15:1	2			11:8		Т		7:4			;	3:0		]	
			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	3 1	2 1	1 1	10	9 8		7	6 5	4	3	2	1	0		
42	54	RL															PH	11 Acti	e Ene	rgy														PH1_REG1	00000000
43	56	RL														F	PH1 F	undar	nental l	Energy														PH1_REG2	00000000
44	58	RL			PH1 Reactive Energy PH1 Apparent Energy																	PH1_REG3	00000000												
45	5A	RL			PH1 Apparent Energy PH1 Active Power[28.0]																	PH1_REG4	00000000												
46	5C	RL																			PH1_REG5	00000000													
47	5E	RL			PH1 Fundamental Power[28:0]																	PH1_REG8	00000000												
48	60	RL			PH1 Fundamental Power[28:0] PH1 Reactive Power[28:0]																PH1_REG7	00000000													
49	62	RL															-	PH1 A	paren	t RMS F	ower[:	28:0]												PH1_REG8	00000000
50	64	RL															PH	11 App	arent \	/ectoria	Powe	r[28:0	]											PH1_REG9	00000000
51	66	RL															PI	-11 M o	nentar	y Active	Powe	[28:0]												PH1_REG10	00000000
52	68	RL															PH1 I	Momei	tary Fu	ındame	ntal Po	wer[2	8:0]											PH1_REG11	00000000
53	6A	RL																PH1	hAcc															PH1_REG12	00000000
54	6C	RL															PH	ł2 Acti	e Ene	rgy														PH2_REG1	00000000
55	6E	RL														F	PH2 F	undar	nental l	Energy														PH2_REG2	00000000
56	70	RL															PH2	Read	ive En	ergy														PH2_REG3	00000000
57	72	RL														Р	H2 A	pparer	tRMS	Energy														PH2_REG4	00000000

DS10272 - Rev 13 page 61/89



Figure 58. Register map 5

																	Inc	iex																	
		(R)ead							M SW	31:16]														l	SW	[15:0]								1	DEFAULT
Rov	Address	(W)rite		-	M SB [	31: 24]						L	SB [2	23:16	5]					М	B [	15:8]							LSB	[7:0]				REG	VALUE
		(L) at ch		31:28			27:	24			23:20				1	19:16			15	:12	П		11:	8			7:4					3:0		1	
			31	30 29	28	27	26	25	24	23	22 2	1	20	19	18	8 17	16	15	14	13	2	11	10	9	8	7	6	5	4	3	2	1	0		
58	74	RL				PH2 Active Power[28:0]																PH2_REG5	00000000												
59	76	RL				PH2 Fundamental Power(28:0) PH2 Reactive Power(28:0)																PH2_REG8	00000000												
60	78	RL				PH2 Reactive Power(28:0)																	PH2_REG7	00000000											
61	7A	RL				PH2 Apparent RMS Power[28:0]																PH2_REG8	00000000												
62	7C	RL														PI	-12 A pp	aren	t Vecto	rial Pow	r[28	3:0]												PH2_REG9	00000000
63	7E	RL														Р	H2 Moi	ment	ary Act	ve Pow	r[28	:0]												PH2_REG10	00000000
64	80	RL														PH2	Momer	ntary	Fundar	nental P	wei	[28:0]												PH2_REG11	00000000
65	82	RL															PH2	AhAc	cc															PH2_REG12	00000000
66	84	RL														To	tal Acti	ve E	nergy															TOT_REG1	00000000
67	86	RL														Total	Fundar	nenta	al Energ	у														TOT_REG2	00000000
68	88	RL														Tota	al Read	tive I	Energy															TOT_REG3	00000000
69	8A	RL														Tota	al A ppa	rent	Energy															TOT_REG4	00000000

# 10.2 Configuration register

Table 41. Row 0, DSP control register 1 (DSP\_CR1)

Bit	Internal signal	Description	Default
[3:0]	CLRSS_TO1	Set duration of primary channel reset signal to clear sag and swell registers	0x0
4	ClearSS1	Clear sag and swell time register and history bits for primary channel, auto-reset to '0'	0x0
		Enable internal voltage reference for primary channel:	
5	ENVREF1	0: reference disabled – external VREF required	0x1
		1: reference enabled	
[8:6]	TC1	Temperature compensation coefficient selection for primary channel voltage reference VREF1 (see Table 8)	0x2
[16:9]	-	Reserved	0x0
		Apparent energy mode for primary channel:	
17	AEM1	0: use apparent RMS power	0x0
		1: use apparent vectorial power	
		Apparent vectorial power mode for primary channel:	
18	APM1	0: use fundamental power	0x0
		1: use active power	
		Bypass hi-pass filter for primary voltage channel:	
19	BHPFV1	0: HPF enabled	0x0
		1: HPF bypassed	
		Bypass hi-pass filter for primary current channel:	
20	BHPFC1	0: HPF enabled	0x0
		1: HPF bypassed	
		Add Rogowski integrator to primary current channel filtering pipeline:	
21	ROC1	0: integrator bypassed	0x0
		1: integrator enabled	
[23:22]	-	Reserved	0x0
[27:24]	LPW1	LED1 speed dividing factor: 0x0 = 2^(-4), 0xF = 2^11 Default 0x4 = 1	0x4
[29:28]	LPS1	LED1 pulse-out power selection: LPS1 [1:0]: 00,01,10,11	0x0
[20.20]	LI OI	LED1 output: active, fundamental, reactive, apparent	

DS10272 - Rev 13 page 62/89



Bit	Internal signal	Description	Default
[31:30]	LCS1	LED1 pulse-out channel selection:	
		LCS1 [1:0]: 00,01,10,11	0x0
	200.	LED1: primary channels, secondary channels, cumulative, sigma-delta bitstream	<b>S</b> AG

Table 42. Row 1, DSP control register 2 (DSP\_CR2)

Bit	Internal signal	Description	Default
[3:0]	CLRSS_TO2	Set duration of secondary channel reset signal to clear sag and swell registers	0x0
4	ClearSS2	Clear sag and swell time register and history bits for secondary channel, auto-reset to 0	0x0
		Enable internal voltage reference for secondary channel:	
5	ENVREF2	0: reference disabled – external VREF required	0x1
		1: reference enabled	
[8:6]	TC2	Temperature compensation coefficient selection for secondary channel voltage reference VREF2 (see Table 8)	0x2
[16:9]	-	Reserved	0x0
		Apparent energy mode for secondary channel:	
17	AEM2	0: use apparent RMS power	0x0
		1: use apparent vectorial power	
		Apparent vectorial power mode for secondary channel:	
18	APM2	0: use fundamental power	0x0
		1: use active power	
		Bypass hi-pass filter for secondary voltage channel:	
19	BHPFV2	0: HPF enabled	0x0
		1: HPF bypassed	
		Bypass hi-pass filter for secondary current channel:	
20	BHPFC2	0: HPF enabled	0x0
		1: HPF bypassed	
		Add Rogowski integrator to secondary current channel filtering pipeline:	
21	ROC2	0: integrator bypassed	0x0
		1: integrator enabled	
[23:22]	-	Reserved	0x0
	1 5046	LED2 speed dividing factor: 0x0 = 2^(-4), 0xF = 2^11	
[27:24]	LPW2	Default 0x4 = 1	0x4
		LED2 pulse-out power selection:	
[29:28]	LPS2	LPS2 [1:0]: 00,01,10,11	0x2
		LED2: output, active, fundamental, reactive, apparent	
		LED2 pulse-out channel selection:	
[31:30]	LCS2	LCS2 [1:0]: 00,01,10,11	0x0
		LED2: secondary channels, algebraic, sigma-delta bitstream	

DS10272 - Rev 13 page 63/89



Table 43. Row 2, DSP control register 3 (DSP\_CR3)

Bit	Internal signal	Description	Default
[13:0]	TIME_VALUE	Time counter threshold for voltage sag detection	0x4E0
		Selection bit for ZCR/CLK pin, (output depends on ZCR/CLK enable bit):	
[15:14]	ZCR_SEL	<b>ZCR_SEL[1:0]</b> : 00, 01, 10, 11	0x0
		<b>ZCR</b> : V1, C1, V2, C2	
		<b>CLK</b> : 7.8125 kHz, 4 MHz, 4 MHz, 50% duty cycle, 16 MHz	
		ZCR/CLK pin output:	
16	ZCR_EN	0: CLK	0x0
		1: ZCR	
		Selection bits for tamper tolerance:	
[18:17]	TMP_TOL	TMP_TOL[1:0]: 00, 01, 10, 11	0x0
		<b>Tolerance:</b> 12.5%, 8.33%, 6.25%, 3.125%	
		Enable tampering feature:	
19	TMP_EN	0: tamper disable	0x0
		1: tamper enable	
20	S/W reset	SW reset brings the configuration registers to default This bit is set to zero after this action automatically	0
24	S/W latch1	Primary channel measurement register latch	0
21		This bit is set to zero after this action automatically	0
22	C/M/ lotob?	Secondary channel measurement register latch	0
22	S/W latch2	This bit is set to zero after this action automatically	U
23	S/WAuto Latch	Automatic measurement register latch at 7.8125 kHz	0
		LED1 pin output disable	
24	1504055	0: LED1 output on	0
24	LED10FF	1: LED1 output disabled	U
		When the LED output is disabled the pin is set at low-state	
		LED2 pin output disable	
25	LED2OFF	0: LED2 output on	0
25	LED2OFF	1: LED2 output disabled	U
		When the LED output is disabled the pin is set at low-state	
		Cumulative energy calculation	
26	EN_CUM	0: cumulative is the sum of channel energies	0
		1: total is the difference of energies	
		Reference line frequency:	
27	REF_FREQ	0: 50 Hz	0
		1: 60 Hz	
[31:28]	-	Reserved	0

Table 44. Row 3, DSP control register 4 (DSP\_CR4)

Bit	Internal signal	Description	Default
[9:0]	PHC2	Secondary current channel phase compensation register	0x0
[11:10]	PHV2	Secondary voltage channel phase compensation register	0x0

DS10272 - Rev 13 page 64/89



Bit	Internal signal	Description	Default
[21:12]	PHC1	Primary current channel phase compensation register	0x0
[23:22]	PHV1	Primary voltage channel phase compensation register	0x0
[31:24]	-	Reserved	0x0

## Table 45. Row 4, DSP control register 5 (DSP\_CR5)

Bit	Internal signal	Description	Default
[11:0]	CHV1	Calibration register of primary voltage channel	0x800
[21:12]	SWV_THR1	Swell threshold of primary voltage channel	0x3FF
[31:22]	SAG_THR1	Sag threshold of primary voltage channel	0x0

## Table 46. Row 5, DSP control register 6 (DSP\_CR6)

Bit	Internal signal	Description	Default
[11:0]	CHC1	Calibration register of primary current channel	0x800
[21:12]	SWC_THR1	Swell threshold of primary current channel	0x3FF
[31:22]	-	Reserved	0x0

## Table 47. Row 6, DSP control register 7 (DSP\_CR7)

Bit	Internal signal	Description	Default
[11:0]	CHV2	Calibration register of secondary voltage channel	0x800
[21:12]	SWV_THR2	Swell threshold of secondary voltage channel	0x3FF
[31:22]	SAG_THR2	Sag threshold of secondary voltage channel	0x0

## Table 48. Row 7, DSP control register 8 (DSP\_CR8)

Bit	Internal signal	Description	Default
[11:0]	CHC2	Calibration register of secondary current channel	0x800
[21:12]	SWC_THR2	Swell threshold of secondary current channel	0x3FF
[31:22]	-	Reserved	0x0

## Table 49. Row 8, DSP control register 9 (DSP\_CR9)

Bit	Internal signal	Description	Default
[11:0]	AH_UP1	Primary channel RMS upper threshold (forAH)	0xFFF
[21:12]	OFA1	Offset for primary channel active power	0x0
[31:22]	OFAF1	Offset for primary channel fundamental active power	0x0

## Table 50. Row 9, DSP control register 10 (DSP\_CR10)

Bit	Internal signal	Description	Default
[11:0]	AH_DOWN1	Primary channel RMS lower threshold (forAH)	0xFFF
[21:12	OFR1	Offset for primary channel reactive power	0x0
[31:22]	OFS1	Offset for primary channel apparent power	0x0

DS10272 - Rev 13 page 65/89



Table 51. Row 10, DSP control register 11(DSP\_CR11)

Bit	Internal signal	Description	Default
[11:0]	AH_UP2	Secondary channel RMS upper threshold (forAH)	0xFFF
[21:12]	OFA2	Offset for secondary channel active power	0x0
[31:22]	OFAF2	Offset for secondary channel fundamental active power	0x0

Table 52. Row 11, DSP control register 12 (DSP\_CR12)

Bit	Internal signal	Description	Default
[11:0]	AH_DOWN2	Secondary channel RMS lower threshold (forAH)	0xFFF
[21:12]	OFR2	Offset for secondary channel reactive power	0x0
[31:22]	OFS2	Offset for secondary channel apparent power	0x0

Table 53. Row 12, digital front end control register 1 (DFE\_CR1)

Bit	Internal signal	Description	Default
0	enV1	Enable for primary voltage channel	0x1
[15:1]	-	Reserved	0x193
[16]	enC1	Enable for primary current channel	0x1
[17:25]	-	Reserved	0x193
[27:26]	GAIN1	Gain selection of primary current channel:  GAIN1[1:0]: 00, 01, 10, 11  GAIN: x2, x4, x8, x16	0x3
[31:28]	-	Reserved	0x0

Table 54. Row 13, digital front end control register 2 (DFE\_CR2)

Bit	Internal signal	Description	Default
0	enV2	Enable for secondary voltage channel	0x1
[15:1]	-	Reserved	0x193
[16]	enC2	Enable for secondary current channel	0x1
[17:25]	-	Reserved	0x193
[27:26]	GAIN2	Gain selection of secondary current channel:  GAIN2 [1:0]:00, 01, 10, 11  GAIN: x2, x4, x8, x16	0x0
[31:28]	-	Reserved	0x0

Table 55. Row 14, DSP interrupt control mask register 1 (DSP\_IRQ1)

Bit	Internal signal	Description	Default
0		Sign total active power	0
1	PH1+PH2 IRQ CR	Sign total reactive power	0
2		Overflow total active energy	0
3		Overflow total reactive energy	0
4	PH2 IRQ CR	Sign secondary channel active power	0
5		Sign secondary channel active fundamental power	0

DS10272 - Rev 13 page 66/89



Bit	Internal signal	Description	Default
6		Sign secondary channel reactive power	0
7	_	Sign secondary channel apparent power	0
8	PH2 IRQ CR	Overflow secondary channel active energy	0
9	FIIZ INQ ON	Overflow secondary channel active fundamental energy	0
10	_	Overflow secondary channel reactive energy	0
11	_	Overflow secondary channel apparent energy	0
12		Sign primary channel active power	0
13	_	Sign primary channel active fundamental power	0
14	-	Sign primary channel reactive power	0
15	PH1 IRQ CR	Sign primary channel apparent power	0
16	PHTIRQUE	Overflow primary channel active energy	0
17	_	Overflow primary channel active fundamental energy	0
18	_	Overflow primary channel reactive energy	0
19	_	Overflow primary channel apparent energy	0
20		Primary current sigma-deltabitstream stuck	0
21	C4 IDO CD	AH1 - accumulation of primary channel current	0
22	C1 IRQ CR	Primary current swell detected	0
23	-	Primary current swell end	0
24		Primary voltage sigma-delta bitstream stuck	0
25	_	Primary voltage period error	0
26	V4 IDO CD	Primary voltage sag detected	0
27	V1 IRQ CR	Primary voltage sag end	0
28		Primary voltage swell detected	0
29		Primary voltage swell end	0
30	Tananan	Tamper on primary	0
31	Tamper	Tamper or wrong connection	0

Table 56. Row 15, DSP interrupt control mask register 2 (DSP\_IRQ2)

Bit	Internal signal	Description	Default
0		Sign total active power	0
1	PH1+PH2 IRQ CR	Sign total reactive power	0
2	PHI+PH2 IRQ CR	Overflow total active energy	0
3		Overflow total reactive energy	0
4		Sign secondary channel active power	0
5		Sign secondary channel active fundamental power	0
6		Sign secondary channel reactive power	0
7	PH2 IRQ CR	Sign secondary channel apparent power	0
8	FIIZ IRQ CR	Overflow secondary channel active energy	0
9		Overflow secondary channel active fundamental energy	0
10		Overflow secondary channel reactive energy	0
11		Overflow secondary channel apparent energy	0

DS10272 - Rev 13 page 67/89



Bit	Internal signal	Description	Default
12		Sign primary channel active power	0
13		Sign primary channel active fundamental power	0
14		Sign primary channel reactive power	0
15	PH1 IRQ CR	Sign primary channel apparent power	0
16	PHT INQ CR	Overflow primary channel active energy	0
17		Overflow primary channel active fundamental energy	0
18		Overflow primary channel reactive energy	0
19		Overflow primary channel apparent energy	0
20		Secondary current sigma-delta bitstream stuck	0
21	C2 IRQ CR	AH1 - accumulation of secondary channel current	0
22	C2 IRQ CR	Secondary current swell detected	0
23		Secondary current swell end	0
24		Secondary voltage sigma-delta bitstream stuck	0
25		Secondary voltage period error	0
26	V2 IRQ CR	Secondary voltage sag detected	0
27	V2 IRQ CR	Secondary voltage sag end	0
28		Secondary voltage swell detected	0
29		Secondary voltage swell end	0
30	Tamper	Tamper on secondary	0
31	таттрег	Tamper or wrong connection	0

Table 57. Row 16, DSP status register 1 (DSP\_SR1)

Bit	Internal signal	Description	Default
0		Sign total active power	0
1	PH1+PH2 status	Sign total reactive power	0
2	PHI+PH2 Status	Overflow total active energy	0
3		Overflow total reactive energy	0
4		Sign secondary channel active power	0
5		Sign secondary channel active fundamental power	0
6		Sign secondary channel reactive power	0
7	PH2 IRQ status	Sign secondary channel apparent power	0
8	PH2 IRQ status	Overflow secondary channel active energy	0
9		Overflow secondary channel active fundamental energy	0
10		Overflow secondary channel reactive energy	0
11		Overflow secondary channel apparent energy	0
12		Sign primary channel active power	0
13		Sign primary channel active fundamental power	0
14	D	Sign primary channel reactive power	0
15	PH1 IRQ status	Sign primary channel apparent power	0
16		Overflow primary channel active energy	0
17		Overflow primary channel active fundamental energy	0

DS10272 - Rev 13 page 68/89



Bit	Internal signal	Description	Default
18	PH1 IRQ status	Overflow primary channel reactive energy	0
19	Titi it Q status	Overflow primary channel apparent energy	0
20		Primary current sigma-deltabitstream stuck	0
21	C1 IRQ status	AH1 - accumulation of primary channel current	0
22	CTINQ Status	Primary current swell detected	0
23		Primary current swell end	0
24		Primary voltage sigma-delta bitstream stuck	0
25		Primary voltage period error	0
26	V1 IRQ status	Primary voltage sag detected	0
27	VIIRQ Status	Primary voltage sag end	0
28		Primary voltage swell detected	0
29		Primary voltage swell end	0
30	Tampor	Tamper on primary	0
31	Tamper	Tamper or wrong connection	0

Table 58. Row 17, DSP status register 2 (DSP\_SR2)

Bit	Internal signal	Description	Default
0	PH1+PH2 status	Sign total active power	0
1		Sign total reactive power	0
2	FHITFHZ Status	Overflow total active energy	0
3		Overflow total reactive energy	0
4		Sign secondary channel active power	0
5		Sign secondary channel active fundamental power	0
6		Sign secondary channel reactive power	0
7	PH2 status	Sign secondary channel apparent power	0
8	F112 Status	Overflow secondary channel active energy	0
9		Overflow secondary channel active fundamental energy	0
10		Overflow secondary channel reactive energy	0
11		Overflow secondary channel apparent energy	0
12		Sign primary channel active power	0
13		Sign primary channel active fundamental power	0
14		Sign primary channel reactive power	0
15	PH1 status	Sign primary channel apparent power	0
16	TTTT Status	Overflow primary channel active energy	0
17		Overflow primary channel active fundamental energy	0
18		Overflow primary channel reactive energy	0
19		Overflow primary channel apparent energy	0
20		Secondary current sigma-deltabitstream stuck	0
21	C2 status	AH1 - accumulation of secondary channel current	0
22	OZ status	Secondary current swell detected	0
23		Secondary current swell end	0

DS10272 - Rev 13 page 69/89



Bit	Internal signal	Description	Default
24		Secondary voltage sigma-delta bitstream stuck	0
25		Secondary voltage period error	0
26	V2 etetue	Secondary voltage sag detected	0
27		Secondary voltage sag end	0
28		Secondary voltage swell detected	0
29		Secondary voltage swell end	0
30	Tamper	Tamper on secondary	0
31		Tamper or wrong connection	0

# 10.3 UART/SPI registers

Table 59. Row 18, UART/SPI control register 1 (US\_REG1)

Bit	Internal signal	Description	Default
[7:0]	CRCpolynomial	UART/SPI polynomial for CRC calculus (SMBus default polynomial used: x8+x2+x+1)	0x07
8	Noise detection enable	UART noise immunity feature enabled	0x0
9	Break on error	UART break feature enabled	0x0
[13:10]	-	Reserved	0x0
14	CRCenable	8-bit CRC enable (5th packet required in each transmission)	0x1
15	LSBfirst	0: big-endian, 1: little-endian	0x0
[23:16]	Time out	Time out (ms)	0x0
[31:24]	-	Reserved	0x0

Table 60. UART/SPI control register 2 (US\_REG2)

Bit	Internal signal	Description	Default
[15:0]	Baud rate	Defaulted to 9600 baud	0x683
[23:16]	Frame delay	Frame delay	0x0
[31:24]	-	Reserved	0x0

Table 61. Row 20, UART/SPI control register 3 (US\_REG3)

Bit	Internal signal	Description	Default
0		Reserved	0
1	UART CRC error	Activate IRQ on both INT1, INT2 for selected signals	0
2	UART timeout error	Activate IRQ on both INT1, INT2 for selected signals	0
3	UART framing error	Activate IRQ on both INT1, INT2 for selected signals	0
4	UART noise error	Activate IRQ on both INT1, INT2 for selected signals	0
5	UART RX overrun	Activate IRQ on both INT1, INT2 for selected signals	0
6	UART TX overrun	Activate IRQ on both INT1, INT2 for selected signals	0
7	-	Reserved	0
8	SPI RX full	Activate IRQ on both INT1, INT2 for selected signals	0
9	SPITX empty	Activate IRQ on both INT1, INT2 for selected signals	0

DS10272 - Rev 13 page 70/89



Bit	Internal signal	Description	Default
10	UART/SPI read error	Activate IRQ on both INT1, INT2 for selected signals	0
11	UART/SPI write error	Activate IRQ on both INT1, INT2 for selected signals	0
12	SPI CRC error	Activate IRQ on both INT1, INT2 for selected signals	0
13	SPI TX underrun	Activate IRQ on both INT1, INT2 for selected signals	0
14	SPI RX overrun	Activate IRQ on both INT1, INT2 for selected signals	0
15	-	Reserved	0
16	UART break	Break frame (all zeros) received	0
17	UART CRC error	CRC error detected	0
18	UART timeout error	Timeout counter expired	0
19	UART framing error	Missing stop bit detected	0
20	UART noise error	Noisy bit detected	0
21	UART RX overrun	Active when received data have not been correctly processed	0
22	UART TX overrun	Occurs when master and slave have different baud rates and master transmits before reception has ended	0
23	-	Reserved	0
24	SPI RX full	Reception buffer full (for SPI diagnostic, not recommended for normal IRQ operations)	0
25	SPITX empty	Transmission buffer empty (for SPI diagnostic, not recommended for normal IRQ operations)	0
26	UART/SPI read address error	Read address out of range	0
27	UART/SPI write address error	Write address out of range	0
28	SPI CRC error	CRC error detected	0
29	SPITX underrun	Occurs when a read-back operation (= write then read the same register) or latch + read is too fast	0
30	SPI RX overrun	Occurs when two consecutive write transactions are too fast and close to each other	0
31	-	Reserved	0

# 10.4 Data registers

Table 62. Row 21, DSP live event 1 (DSP\_EV1)

Bit	Internal signal	Description	Default
0	PH1+PH2 events	Sign total active power	0
1		Sign total reactive power	0
2		Overflow total active energy	0
3		Overflow total reactive energy	0
4	PH1 events	Sign primary channel active power	0
5		Sign primary channel active fundamental power	0
6		Sign primary channel reactive power	0
7		Sign primary channel apparent power	0
8		Overflow primary channel active energy	0
9		Overflow primary channel active fundamental energy	0
10		Overflow primary channel reactive energy	0

DS10272 - Rev 13 page 71/89



Bit	Internal signal	Description	Default
11	PH1 events	Overflow primary channel apparent energy	0
12		Primary current zero-crossing	0
13		Primary current sigma-delta bitstream stuck	0
14		Primary current AH accumulation	0
15	C1 events		0
16		Drimany ourrent quall overt history	0
17		Primary current swell event history	0
18			0
19		Primary voltage zero-crossing	0
20		Primary voltage sigma-delta bitstream stuck	0
21		Primary voltage period error (out of range)	0
22			0
23		Driman, valtage quall event history	0
24	V1 events	Primary voltage swell event history	0
25			0
26			0
27		Drive and well-the control of the co	0
28		Primary voltage sag event history	0
29			0
30	-	Reserved	0
31	-	Reserved	0

Table 63. Row 22, DSP live event 2 (DSP\_EV2)

Bit	Internal signal	Description	Default
0	PH1+PH2 events	Sign total active power	0
1		Sign total reactive power	0
2		Overflow active energy total	0
3		Overflow reactive energy total	0
4		Sign secondary channel active power	0
5	_	Sign secondary channel active fundamental power	0
6		Sign secondary channel reactive power	0
7	PH2 events	Sign secondary channel apparent power	0
8	PH2 events	Overflow secondary channel active energy	0
9		Overflow secondary channel active fundamental energy	0
10		Overflow secondary channel reactive energy	0
11		Overflow secondary channel apparent energy	0
12		Secondary current zero-crossing	0
13		Secondary current sigma-deltabitstream stuck	0
14	C2 events	Secondary current AH accumulation	0
15			0
16		Secondary current swell event history	0

DS10272 - Rev 13 page 72/89





Bit	Internal signal	Description	Default
17	C2 events	Secondary current swell event history	0
18	02 070m0	coolingary can only ordinately	0
19		Secondary voltage zero-crossing	0
20		Secondary voltage sigma-delta bitstream stuck	0
21		Secondary voltage period error (out of range)	0
22	V2 events		0
23		Secondary voltage awall event history	0
24		Secondary voltage swell event history	0
25			0
26			0
27		Secondary voltage and event history	0
28	-	Secondary voltage sag event history	0
29	-		0
30	-	Reserved	0
31	-	Reserved	0

DS10272 - Rev 13 page 73/89



# 11 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


DS10272 - Rev 13 page 74/89




## 11.1 QFN24L (4x4x1) 0.5 pitch package information

Figure 59. QFN24L (4x4x1) 0.5 pitch package outline








DS10272 - Rev 13 page 75/89



Table 64. QFN24L (4x4x1) 0.5 pitch package mechanical data

Symbol	Dimensions (mm)			
Зушьог	Min.	Тур.	Max.	
Α	0.80	0.90	1.00	
A1	0	0.02	0.05	
b	0.18	0.25	0.30	
D	3.90	4.00	4.10	
D2	2.30	2.45	2.55	
E	3.90	4.00	4.10	
E2	2.30	2.45	2.55	
е	0.45	0.50	0.55	
К	0.20	-	-	
L	0.30	0.40	0.50	

Figure 60. QFN24L (4x4x1) 0.5 pitch recommended footprint




DS10272 - Rev 13 page 76/89



## 11.2 QFN32L (5x5x1) 0.5 pitch package information

Figure 61. QFN32L (5x5x1) 0.5 pitch package outline



BOTTOM VIEW


DS10272 - Rev 13 page 77/89



Table 65. QFN32L (5x5x1) 0.5 pitch package mechanical data

Symbol	Dimensions (mm)			
Зушьог	Min.	Тур.	Max.	
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
A3	-	0.20	-	
b	0.18	0.25	0.30	
D	4.85	5.00	5.15	
D2	3.40	3.45	3.50	
E	4.85	5.00	5.15	
E2	3.40	3.45	3.50	
е	0.45	0.50	0.55	
L	0.30	0.40	0.50	
Ddd	-	-	0.08	

Figure 62. QFN32L (5x5x1) 0.5 pitch recommended footprint



DS10272 - Rev 13 page 78/89



#### 11.3 QFN24L (4x4x1) packing information

**-**8.0000-2.0000 -4,000 0.3000 -ø1.50 .t500-Ø0.6000-12.0000 4,3500 1.1000--0.7955 -4.3500 SECTION A - A 1.1250 NDTES: 1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2 4.35 2. CAMBER IN COMPLIANCE WITH EIA 481  $B_0 = 4.35$ ADVANTEK PART DRAWING NUMBER ML0404-A

Figure 63. QFN24L (4x4x1) carrier tape outline

### 11.4 QFN32L (5x5x1) packing information

3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED


AS TRUE POSITION OF POCKET, NOT POCKET HOLE

Ko = 1.1



CARRIER TAPE


MATERIAL PS+C ALL DIMENSIONS IN MILLIMETERS



DS10272 - Rev 13 page 79/89



Figure 65. Feed direction of square QFN24L and QFN32L reel



DS10272 - Rev 13 page 80/89



# 12 Ordering information

#### **Table 66. Device summary**

Order code	Package	Packing
STPM34TR	QFN32L 5x5x1	Tape and reel
STPM33TR	QFN32L 5x5x1	Tape and reel
STPM32TR	QFN24L 4x4x1	Tape and reel

DS10272 - Rev 13 page 81/89



# **Revision history**

Table 67. Document revision history

Date	Version	Changes
31-Mar-2014	1	Initial release.
		Updated Features.
16-Oct-2014		Updated Table 2, from Table 14, to Table 18, from Table 21, to Table 23; updated Table 33, Table 35, Table 36, Table 40, Table 41and from Table 44 to Table 66. Changed title of Figure 15.
16-OCt-2014	2	Updated Figure 22, Figure 31.
		Updated Section 8.2.1, Section 8.2.3, Section 8.3.1, Section 8.4.12, Section 8.6.3. Minor text changes.
		Updated Features.
		Updated Section 8.2.1, Section 8.3.3, Section 8.3.6, Section 8.4, Section 8.4.3, Section 8.4.4, Section 8.4.12, Section 8.4.13, Period measurement, Sag and swell threshold calculation.
		Added note to Interrupt control mask register.
		Updated Table 5, Table 22, Table 42, Table 44, Table 45, Table 56, Table 57, Table 58, Table 59, Table 60, Table 61.
01-Oct-2015	3	Updated equations in Table 14, Table 15, Table 16, Table 17, Table 18, Table 20, Table 35, Table 37, Table 39, Table 40.
		Updated Equation 29.
		Added Figure 8, Figure 9, Figure 10 and Figure 29.
		Updated Figure 26, Figure 27, Figure 28, Figure 31, Figure 32, Figure 35, Figure 36, Figure 45.
		Changed Figure 46.
31-Aug-2016	4	Added Figure 56: QFN32L 5x5x1 mm 0.5pitch recommended footprint.
31-Aug-2010		Minor text changes.
		Updated Table 5, Table 9 and changed Figure 23.
02-Nov-2016	5	Added Section11.3: QFN24L (4x4x1) packing information and Section11.4: QFN32L (5x5x1) packing information.
11-Sep-2017	6	Updated Table 5, Table 14, Table 42, Table 48 and Table 60.
12-Jan-2018	7	Updated Table 3 and Table 5 . Minor modifications throughout document
14-Dec-2018	8	Updated Table 5, Table 44, and Table 45. Changed Figure 23 and amended Section 8.4 and Section 8.4.10
24-Jan-2022	9	Updated Table 1, Table 4, Table 5, Section 8.5, Table 22, Section 8.6, Section 9.2.
9-Feb-2022	10	Measurement units typos corrected in Section 8.4.8 Zero-crossing signal, Section 8.4.9 Phase meter, Section 8.4.10 Sag and swell detection and Section 8.6.2 SPI peripheral.
23-May-2022	11	Equation values changed in Table 14 (second line)
04-Jul-2022	12	Corrected last formula for LSBe in Table 34
25-Sep-2023	13	Corrected formula of register value at I <sub>N</sub> in Table 36; updated Figure 55

DS10272 - Rev 13 page 82/89



# **Contents**

1	Sch	ematic (	diagram	2				
2	Pin	configu	ration	4				
3	Abs	olute m	te maximum ratings					
4	Elec	trical cl	haracteristics	8				
	4.1	Pin pro	ogrammability	12				
5	Typi		lication example					
6			у					
•	6.1		entions					
	6.2		urement error					
	6.3		offset error					
	6.4		error					
7			formance characteristics					
8		_	peration					
O	8.1	-	al operation description					
	8.2		onal description of the analog part					
	0.2	8.2.1	Power management section					
		8.2.2	Analog front end					
		8.2.3	Clock generator					
		8.2.4	Power-on-reset (POR) and enable (EN)					
	8.3		onal description of the digital part					
		8.3.1	Digital front end (SDSx bits)					
		8.3.2	Decimation block					
		8.3.3	Filter block	26				
		8.3.4	DC cancellation filter	26				
		8.3.5	Fundamental component filter	26				
		8.3.6	Reactive filter	26				
	8.4	Function	onal description of hardwired DSP	27				
		8.4.1	Active power and energy calculation	29				
		8.4.2	Fundamental active power and energy calculation	29				
		8.4.3	Reactive power and energy calculation	30				
		8.4.4	Apparent power and energy calculation	31				
		8.4.5	Sign of power	31				
		8.4.6	Calculation of power and energy					
		8.4.7	RMS calculation					
		8.4.8	Zero-crossing signal	34				



		8.4.9	Phase meter	35
		8.4.10	Sag and swell detection	36
		8.4.11	Tamper detection	40
		8.4.12	AH accumulation	41
		8.4.13	Status bits, event bits and interrupt masks	42
	8.5	Functio	nal description of communication peripheral	44
	8.6	Commu	unication protocol	45
		8.6.1	Synchronization and remote reset functionality	47
		8.6.2	SPI peripheral	48
		8.6.3	UART peripheral	50
		8.6.4	UART/SPI status register and interrupt control register	52
9	Appli	ication	design and calibration	54
	9.1	Applica	tion design	54
	9.2	Applica	tion calibration	56
		9.2.1	Voltage and current calibration (CHVx, CHCx bits)	56
		9.2.2	Phase calibration (PHVx, PHCx bits)	57
		9.2.3	Power offset calibration (OFAx, OFAFx, OFRx, OFSx bits)	58
10	Regis	ster ma	р	60
	10.1	Registe	er map graphical representation	60
	10.2	Configu	ıration register	62
	10.3	UART/S	SPI registers	70
	10.4	Data re	gisters	71
11	Pack	age info	ormation	74
	11.1	_	L (4x4x1) 0.5 pitch package information	
	11.2		L (5x5x1) 0.5 pitch package information	
	11.3		L (4x4x1) packing information	
	11.4		L (5x5x1) packing information	
12			ormation	
List	of figu	ures		87



# **List of tables**

Table 1.	STPM34, STPM32 pin description
Table 2.	Absolute maximum ratings
Table 3.	Thermal data
Table 4.	Electrical characteristics
Table 5.	Programmable pin functions
Table 6.	Suggested external components in metering applications
Table 7.	Convention table
Table 8.	Temperature compensation selection
Table 9.	Current channel input preamplifier gain selection
Table 10.	Clock tree
Table 11.	<u>LPWx</u> bits
Table 12.	STPM3x internal parameters
Table 13.	STPM3x basic calculations
Table 14.	STPM3x current voltage LSB values
Table 15.	Voltage sag
Table 16.	Voltage swell
Table 17.	Current swell
Table 18.	Tamper tolerance setting
Table 19.	AH accumulator LSB
Table 20.	Live events
Table 21.	Status register
Table 22.	Communication pin description
Table 23.	Communication session structures
Table 24.	SPI control register
Table 25.	LSBfirst example
Table 26.	LSBfirst and MISO line
Table 27.	LSBfirst programming
Table 28.	CRCenable programming
Table 29.	UART control register US_REG1
Table 30.	UART control register US_REG2
Table 31.	Baud rate register examples
Table 32.	UART/SPI status and interrupt control register
Table 33.	Example 1 design data
Table 34.	Example 1 calculated data
Table 35.	<u>LPWx</u> bits, Cp, LED frequency relationships
Table 36.	Calibration target values
Table 37.	Calibrator calculation
Table 38.	Phase delay
Table 39.	Phase compensation
Table 40.	Power offset LSB
Table 41.	Row 0, DSP control register 1 (DSP_CR1)
Table 42.	Row 1, DSP control register 2 (DSP_CR2)
Table 43.	Row 2, DSP control register 3 (DSP_CR3)
Table 44.	Row 3, DSP control register 4 (DSP_CR4)
Table 45.	Row 4, DSP control register 5 (DSP_CR5)
Table 46.	Row 5, DSP control register 6 (DSP_CR6)
Table 47.	Row 6, DSP control register 7 (DSP_CR7)
Table 48.	Row 7, DSP control register 8 (DSP_CR8)
Table 49.	Row 8, DSP control register 9 (DSP_CR9)
Table 50.	Row 9, DSP control register 10 (DSP_CR10)
Table 51.	Row 10, DSP control register 11(DSP_CR11)
Table 52.	Row 11, DSP control register 12 (DSP_CR12)
Table 53.	Row 12, digital front end control register 1 (DFE_CR1)

DS10272 - Rev 13 page 85/89

# STPM32, STPM33, STPM34

#### List of tables



Table 54.	Row 13, digital front end control register 2 (DFE_CR2)	66
Table 55.	Row 14, DSP interrupt control mask register 1 (DSP_IRQ1)	66
Table 56.	Row 15, DSP interrupt control mask register 2 (DSP_IRQ2)	67
Table 57.	Row 16, DSP status register 1 (DSP_SR1)	68
Table 58.	Row 17, DSP status register 2 (DSP_SR2)	69
Table 59.	Row 18, UART/SPI control register 1 (US_REG1)	70
Table 60.	UART/SPI control register 2 (US_REG2)	70
Table 61.	Row 20, UART/SPI control register 3 (US_REG3)	70
Table 62.	Row 21, DSP live event 1 (DSP_EV1)	71
Table 63.	Row 22, DSP live event 2 (DSP_EV2)	72
Table 64.	QFN24L (4x4x1) 0.5 pitch package mechanical data	76
Table 65.	QFN32L (5x5x1) 0.5 pitch package mechanical data	78
Table 66.	Device summary	81
Table 67.	Document revision history	82

DS10272 - Rev 13 page 86/89





# **List of figures**

Figure 1.	STPM34 block diagram	
Figure 2.	STPM33 block diagram	. 3
Figure 3.	STPM32 block diagram	. 3
Figure 4.	STPM34 pinout (top view), QFN32L 5x5x1	. 4
Figure 5.	STPM33 pinout (top view), QFN32L 5x5x1	. 4
Figure 6.	STPM32 pinout (top view), QFN24L 4x4x1	. 5
Figure 7.	SPI timings	11
Figure 8.	SPI enable and disable timing diagrams	11
Figure 9.	UART enable and disable timing diagrams	12
Figure 10.	Output load circuit for enable and disable times	12
Figure 11.	STPM34 application schematic	14
Figure 12.	Active energy error vs. current gain=2x integrator off	17
Figure 13.	Active energy error vs. current gain=16x integrator off	
Figure 14.	Active energy error vs. frequency gain=2x integrator off	
Figure 15.	Active energy error vs. frequency gain=16x integrator off	
Figure 16.	Reactive energy error vs. current gain=2x integrator off	
Figure 17.	Reactive energy error vs. current gain=16x integrator off	
Figure 18.	Reactive energy error vs. frequency gain=2x integrator off	
Figure 19.	. Reactive energy error vs. frequency gain=16x integrator off	
Figure 20.	Active energy error vs. current gain=16x integrator on	
Figure 21.	Reactive energy error vs. current gain=16x integrator on	
Figure 22.	Power management internal connection scheme and polarization	
Figure 23.	Temperature compensation typical curves	
Figure 24.	Analog front end internal scheme	
Figure 25.	Block diagram of the modulator.	
Figure 26.	Different oscillator circuits (a): with quartz; (b): with external source	
Figure 27.	Clock feed for multiple devices	
Figure 28.	Power-on-reset sequence	
Figure 29.	Global startup reset	
Figure 30.	DSP block functional description	
Figure 31.	Filter block diagram	
_	DSP block diagram	
Figure 32.	Active power and energy calculation block diagram	
Figure 33.	Fundamental active power and energy calculation block diagram	
Figure 34. Figure 35.	•	
Figure 36.	Reactive power and energy calculation block diagram	
_	Apparent power and energy calculation block diagram	
Figure 37.	Power sign status bit delay	
Figure 38.	RMS block	
Figure 39.	Zero-crossing generation	
Figure 40.	Zero-crossing signal	
Figure 41.	Phase meter	
Figure 42.	Sag and swell detection blocks	
Figure 43.	Sag detection process	
Figure 44.	Swell detection process	
Figure 45.	AH accumulation block	
Figure 46.	AH accumulation thresholds	
Figure 47.	Startup interface selection timing	
Figure 48.	Single communication time frame	
Figure 49.	Memory data organization	
Figure 50.	Latching and reset through SYN pulses	
Figure 51.	Latching through SYN pulses	
Figure 52.	UART frame	
Figure 53.	Phase shift error	58

DS10272 - Rev 13 page 87/89

## STPM32, STPM33, STPM34





Figure 54.	Register map 1	30
Figure 55.	Register map 2	31
Figure 56.	Register map 3	31
Figure 57.	Register map 4	31
Figure 58.	Register map 5	32
Figure 59.	QFN24L (4x4x1) 0.5 pitch package outline	75
Figure 60.	QFN24L (4x4x1) 0.5 pitch recommended footprint	76
Figure 61.	QFN32L (5x5x1) 0.5 pitch package outline	77
Figure 62.	QFN32L (5x5x1) 0.5 pitch recommended footprint	78
Figure 63.	QFN24L (4x4x1) carrier tape outline	70
Figure 64.	QFN32L (5x5x1) carrier tape outline	70
Figure 65.	Feed direction of square QFN24L and QFN32L reel	30

DS10272 - Rev 13 page 88/89



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

DS10272 - Rev 13 page 89/89