TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VCXR162500FT

Low-Voltage 18-Bit Universal Bus Transceiver with 3.6-V Tolerant Inputs and Outputs

The TC74VCXR162500FT is a high-performance CMOS 18-bit universal bus transceiver. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

It is also designed with overvoltage tolerant inputs and outputs up to $3.6\ V.$

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CKAB and CKBA) inputs.

For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if $\overline{\text{CKAB}}$ is held at a high or low logic level. If LEAB is

TSSOP56-P-0061-0.50A

Weight: 0.25 g (typ.)

low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of \overline{CKAB} .

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CKBA. When the \overline{OE} input is high, the outputs are in a high-impedance state. This device is designed to be used with 3-state memory address drivers, etc.

The $26-\Omega$ series resistor helps reducing output overshoot and undershoot without external resistor.

All inputs are equipped with protection circuits against static discharge.

Features (Note)

- $26-\Omega$ series resistors on outputs
- Low-voltage operation: $V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$
- High-speed operation: $t_{pd} = 3.8 \text{ ns (max)} (V_{CC} = 3.0 \text{ to } 3.6 \text{ V})$

 $t_{pd} = 4.9 \text{ ns (max) (V}_{CC} = 2.3 \text{ to } 2.7 \text{ V)}$

 $: t_{pd} = 9.8 \text{ ns (max) (VCC} = 1.8 \text{ V)}$

• Output current: $I_{OH}/I_{OL} = \pm 12 \text{ mA (min)} (V_{CC} = 3.0 \text{ V})$

: I_{OH}/I_{OL} = ± 8 mA (min) (V_{CC} = 2.3 V)

 $: I_{OH}/I_{OL} = \pm 4 \text{ mA (min) (V}_{CC} = 1.8 \text{ V)}$

- Latch-up performance: -300 mA
- ESD performance: Machine model ≥ ±200 V

Human body model ≥ ±2000 V


- Package: TSSOP
- Bidirectional interface between 2.5 V and 3.3 V signals.
- 3.6-V tolerant function and power-down protection provided on all inputs and outputs

Note: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

All floating (high impedance) bus pins must have their input level fixed by means of pull-up or pull-down resistors.


Pin Assignment (top view)

IEC Logic Symbol



Truth Table (A bus → B bus)

	Inputs							
OEAB	LEAB	CKAB	Α	В				
L	Х	Х	Х	Z				
Н	Н	Х	L	L				
Н	Н	Х	Н	Н				
Н	L	$\overline{}$	L	L				
Н	L	$\overline{}$	Н	Н				
Н	L	Н	Х	В0				
				(Note)				
Н	L	L	Х	В0				
				(Note)				




Truth Table (B bus \rightarrow A bus)

	Inputs						
OEBA	LEBA	CKBA	В	A N			
Н	Х	X	Х	Z			
L	Н	X	L	7(7)			
L	Н	X	нζ	H			
L	L	ightharpoons		L			
L	L	ightharpoons	H)) н			
L	L	Н	X	A0			
			((5))	(Note)			
L	L	L	X	A0			
		_ ((//		(Note)			

Note: Output level before the indicated steady-state input conditions were established, provided that CKBA was low or high before LEBA went low.



System Diagram



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage	(V _{CC})	-0.5 to 4.6	V
DC input voltage (OEAB, OEBA, LEAB, LEBA, CKAB, CKBA)	VIN	-0.5 to 4.6	٧
DC bus I/O voltage	V _{I/O}	-0.5 to 4.6 (Note 2) -0.5 to V _{CC} + 0.5 (Note 3)	٧
Input diode current	lık	-50	mA
Output diode current/	lok	±50 (Note 4)	mA
DC output current	lout	±50	mA
Power dissipation	⟨ R D	400	mW
DC V _{CC} /ground current per supply pin	Icc/Ignd	±100	mA
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: OFF state

Note 3: High or low state. IOUT absolute maximum rating must be observed.

Note 4: $V_{OUT} < GND, V_{OUT} > V_{CC}$

Operating Ranges (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage	Vcc	1.8 to 3.6	V
Fower supply voltage	VCC.	1.2 to 3.6 (Note 2)	V
Input voltage (OEAB, OEBA, LEAB, LEBA, CKAB, CKBA)	V _{IN}	-0.3 to 3.6	V
Bus I/O voltage	V _{I/O}	0 to 3.6 (Note 3)	V
Bus I/O Vollage	VI/O	0 to V _{CC} (Note 4)	\ \ \((\langle \)
		±12 (Note 5)	
Output current	I _{OH} /I _{OL}	±8 (Note 6)	(mA)
		±4 (Note-7)	
Operating temperature	T _{opr}	-40 to 85	.c
Input rise and fall time	dt/dv	0 to 10 (Note 8)	ns/V

- Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.
- Note 2: Data retention only
- Note 3: OFF state
- Note 4: High or low state
- Note 5: $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
- Note 6: $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
- Note 7: $V_{CC} = 1.8 \text{ V}$
- Note 8: $V_{IN} = 0.8 \text{ to } 2.0 \text{ V}, V_{CC} = 3.0 \text{ V}$

5



Electrical Characteristics

DC Characteristics (Ta = -40 to 85° C, $2.7 \text{ V} < \text{V}_{\text{CC}} \le 3.6 \text{ V})$

Character	istics	Symbol	Test Co	ondition	V _{CC} (V)	Min	Max	Unit
Input voltage	H-level	V _{IH}	_	_	2.7 to 3.6	2.0	_	V
input voitage	L-level	V _{IL}	_	_	2.7 to 3.6	_	0.8	V
				$I_{OH} = -100 \mu A$	2.7 to 3.6	V _{CC} - 0.2	_	
	H-level	Voh	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -6 mA	//2.7	2.2	_	
				I _{OH} = -8 mA	3.0	2.4	_	
Output voltage				I _{OH} = -12 mA	3.0	2.2	_	V
			Ver Ver or Ve	$I_{OL} = 100 \mu\text{A}$	2.7 to 3.6		0.2	
	L-level	V _{OL}		V _{IN} = V _{IH} or V _{IL}	I _{OL} = 6 mA	2.7	*	0.4
	L-level	VOL	VIN — VIH OI VIL	$I_{OL} = 8 \text{ mA}$	3.0		0.55	
				I _{OL} = 12 mA	3.0)+	0.8	
Input leakage curre	ent	I _{IN}	V _{IN} = 0 to 3.6 V		2.7 to 3.6	4	±5.0	μΑ
3-state output OFF	state current	loz	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.7 to 3.6	(±10.0	μА
Power-off leakage	current	l _{OFF}	V_{IN} , $V_{OUT} = 0$ to 3.6 V			_	10.0	μА
Quiescent supply current		loo	V _{IN} = V _{CC} or GND		2.7 to 3.6	_	20.0	
Quiescerit supply o	unent	Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.6$	SV	2.7 to 3.6	_	±20.0	μΑ
Increase in I _{CC} per	input	Δlcc	$V_{IH} = V_{CC} - 0.6 V$		2.7 to 3.6	_	750	

DC Characteristics (Ta = -40 to 85°C, 2.3 V ≤ V_{CC} ≤ 2.7 V)

Characteris	tics	Symbol	Test Co	ondition	V _{CC} (V)	Min	Max	Unit
Input voltage	H-level	ViH			2.3 to 2.7	1.6	_	V
Input voltage	L-level	VIL))	2.3 to 2.7	_	0.7	v
		>		I _{OH} = -100 μA	2.3 to 2.7	V _{CC} - 0.2	_	
	H-level	V _{OH}	VIN = VIH or VIL	I _{OH} = -4 mA	2.3	2.0	_	
	N 17			$I_{OH} = -6 \text{ mA}$	2.3	1.8	_	
Output voltage			$\mathcal{A}($	$I_{OH} = -8 \text{ mA}$	2.3	1.7	_	V
				$I_{OL} = 100 \mu A$	2.3 to 2.7	_	0.2	
	L-level	> VoL	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 6 mA	2.3	_	0.4	
	(100		I _{OL} = 8 mA	2.3	_	0.6	
Input leakage curren	t	\h\	$V_{IN} = 0$ to 3.6 V		2.3 to 2.7		±5.0	μА
3-state output OFF s	state current	loz	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		2.3 to 2.7	_	±10.0	μА
Power-off leakage co	urrent	loff	V_{IN} , $V_{OUT} = 0$ to 3.6 V		0	_	10.0	μΑ
Quiescent supply current		loo	V _{IN} = V _{CC} or GND		2.3 to 2.7		20.0	μА
Quiescent supply cu	Helit	Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.6$	V	2.3 to 2.7	-	±20.0	μΑ

DC Characteristics (Ta = -40 to 85°C, 1.8 V \leq V_{CC} < 2.3 V)

Characteris	stics	Symbol	Test Condition V _{CC} (V)		Min	Max	Unit	
	H-level	VIH	_	_	1.8 to 2.3	0.7 ×	_	
Input voltage		* 1111				V _{CC}		V
, , , , , , , , , , , , , , , , , , ,	L-level	V _{IL}	_	_	1.8 to 2.3	-	$\begin{array}{c} 0.2 \times \\ V_{CC} \end{array}$	
	H-level	Voh	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -100 \mu A$	1.8	VCC 0.2		
Output voltage				I _{OH} = -4 mA	71.8	1.4		V
	L-level	V _{OL}	VIN = VIH or VII	I _{OL} = 100 μA	1.8	_	0.2	
	L-IEVEI	VOL	AIN - AIH OL AIL	I _{OL} = 4 mA	1.8	_	0.3	
Input leakage currer	nt	I _{IN}	V _{IN} = 0 to 3.6 V		1.8	_	±5.0	μΑ
3-state output OFF s	state current	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		1.8		±10.0	μА
Power-off leakage c	urrent	I _{OFF}	V_{IN} , $V_{OUT} = 0$ to 3.6 V		0	7-/	> 10.0	μА
Quioscont supply su	Outros and sounds sounds		V _{IN} = V _{CC} or GND		1.8		20.0	^
Quiescent supply cu	IIICIII	Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.6$	V	1.8	9	±20.0	μА

7

AC Characteristics (Ta = -40 to 85°C, input: $t_r = t_f = 2.0$ ns, $C_L = 30$ pF, $R_L = 500~\Omega$) (Note 1)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Min	Max	Unit
			1.8	100	_	
Maximum clock frequency	f _{max}	Figure 1, Figure 3	2.5 ± 0.2	200	_	MHz
			3.3 ± 0.3	250	_	
Dranagation dalay time	.		1.8	1.5	9.8	
Propagation delay time (An, Bn-Bn, An)	t _{pLH}	Figure 1, Figure 2	2.5 ± 0.2	0.8	4.9	ns
(אוז, טוו-טוז, אוז)	t _{pHL}		3.3 ± 0.3	0.6	3.8	
Propagation delay time	.		1.8	1.5	9.8	
(CKAB , CLKBA -Bn, An)	t _{pLH}	Figure 1, Figure 3	2.5 ± 0.2	0.8	6.7	ns
(GIVE), GEREN EII, MII)	фпь		3.3 ± 0.3	0.6	5.1	
Propagation delay time	t	4(>>	1.8	1(5	9.8	
(LEAB, LEBA-Bn, An)	t _{pLH}	Figure 1, Figure 4	2.5 ± 0.2	0.8	6.3	ns
(LEND, LEDN BII, MI)	фпь	(\langle / \rangle)	3.3 ± 0.3	0.6	4.7	
Output enable time	t. =1		1.8	4.5	9.8	
(OEAB, OEBA -Bn, An)	t _{pZL}	Figure 1, Figure 5, Figure 6	2.5 ± 0.2	0.8	5.9	ns
(OEAB, OEBA BII, AII)		4(>)	3.3 ± 0.3	0.6	4.3	
Output disable time	t_{pLZ}		1.8	1.5	8.8	
(OEAB, OEBA -Bn, An)	t _{pHZ}	Figure 1, Figure 5, Figure 6	2.5 ± 0.2	0.8	4.9	ns
(OLAS, OLBA BII, AII)	φπΖ		3.3 ± 0.3	0.6	4.3	
	twan (1.8	4.0	_	
Minimum pulse width	tw (H) (Figure 1, Figure 3, Figure 4	2.5 ± 0.2	1.5	_	ns
	W (L)		3.3 ± 0.3	1.5	_	
			1.8	2.5	_	
Minimum setup time	ts	Figure 1, Figure 3, Figure 4	2.5 ± 0.2	1.5	_	ns
	$\langle \rangle \rangle$		3.3 ± 0.3	1.5	_	
Minimum hold time) /	$\langle \langle \langle / \rangle \rangle$	1.8	1.0	_	
	t _h	Figure 1, Figure 3, Figure 4	2.5 ± 0.2	1.0		ns
	<		3.3 ± 0.3	1.0	_	
\sim	t		1.8	_	0.5	
Output to output skew	t _{osLH}	(Note 2)	2.5 ± 0.2	_	0.5	ns
	tosHL		3.3 ± 0.3	_	0.5	

8

Note 1: For $C_L = 50$ pF, add approximately 300 ps to the AC maximum specification.

Note 2: Parameter guaranteed by design.

 $(t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|)$

Dynamic Switching Characteristics

(Ta = 25°C, input: $t_r = t_f = 2.0 \text{ ns}, C_L = 30 \text{ pF}, R_L = 500 \Omega$)

Characteristics	Symbol	Test (Condition	V _{CC} (V)	Тур.	Unit
		V _{IH} = 1.8 V, V _{IL} = 0 V	(Note)	1.8	0.15	
Quiet output maximum dynamic V _{OI}	V _{OLP}	V _{IH} = 2.5 V, V _{IL} = 0 V	(Note)	2.5	0.25	V
, 01		V _{IH} = 3.3 V, V _{IL} = 0 V	(Note)	3.3	0.35	
		V _{IH} = 1.8 V, V _{IL} = 0 V	(Note)	1.8	-0.15	
Quiet output minimum dynamic V _{OI}	V _{OLV}	V _{IH} = 2.5 V, V _{IL} = 0 V	(Note)	2.5	-0.25	V
, and the second		V _{IH} = 3.3 V, V _{IL} = 0 V	(Note)	3.3	-0.35	
		V _{IH} = 1.8 V, V _{IL} = 0 V	(Note)	1.8	1.55	
Quiet output minimum dynamic V _{OH}	V _{OHV}	V _{IH} = 2.5 V, V _{IL} = 0 V	(Note)	2.5	2.05	V
7		V _{IH} = 3.3 V, V _{IL} = 0 V	(Note)	3.3	2.65	

Note: Parameter guaranteed by design.


Capacitive Characteristics (Ta = 25°C)

Characteristics	Symbol	Test Condition	C	V _{CC} (V)	Тур.	Unit
Input capacitance	C _{IN}		(//\	1.8, 2.5, 3.3	6	pF
Bus I/O capacitance	C _{I/O}			1.8, 2.5, 3.3	7	pF
Power dissipation capacitance	C _{PD}	f _{IN} = 10 MHz	(Note)	1.8, 2.5, 3.3	20	pF


Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/18 \text{ (per bit)}$




AC Test Circuit



Parameter	Switch
t _{pLH} , t _{pHL}	Open
t _{pLZ} , t _{pZL}	$\begin{array}{ccc} 6.0 \text{ V} & \text{@V}_{CC} = 3.3 \pm 0.3 \text{ V} \\ \text{V}_{CC} \times 2 & \text{@V}_{CC} = 2.5 \pm 0.2 \text{ V} \\ \text{@V}_{CC} = 1.8 \text{ V} \end{array}$
t _{pHZ} , t _{pZH}	GND

Figure 1

AC Waveform



Symbol		Vcc))
Symbol	$3.3 \pm 0.3 \text{ V}$	2.5 ± 0.2 V	1.8 V
VIH	> 2.7 V	Vcc	V _{CC}
VM	1.5 V	V _{CC} /2	V _{CC} /2
VX	V _{OL} + 0.3 V	V _{OL} + 0.15 V	V _{OL} + 0.15 V
\supset V _Y	V _{OH} – 0.3 V	V _{OH} – 0.15 V	V _{OH} – 0.15 V

Figure 2 tpLH, tpHL




Figure 3 $t_{pLH}, t_{pHL}, t_w, t_s, t_h$





Figure 6 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}

Package Dimensions

TSSOP56-P-0061-0.50A Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
 automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
 safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

13