

---

# HM62256B Series

32,768-word  $\times$  8-bit High Speed CMOS Static RAM

# HITACHI

ADE-203-135D (Z)

Rev. 4.0

Nov. 29, 1995

---

## Description

The Hitachi HM62256B is a CMOS static RAM organized 32-kword  $\times$  8-bit. It realizes higher performance and low power consumption by employing 0.8  $\mu$ m Hi-CMOS process technology. The device, packaged in 8  $\times$  14 mm TSOP, 8  $\times$  13.4 mm TSOP with thickness of 1.2 mm, 450-mil SOP (foot print pitch width), 600-mil plastic DIP, or 300-mil plastic DIP, is available for high density mounting. It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems.

## Features

- High speed  
Fast access time: 45/55/70/85 ns (max)
- Low power  
Standby: 1.0  $\mu$ W (typ)  
Operation: 25 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output  
Three state output
- Directly TTL compatible  
All inputs and outputs
- Capability of battery back up operation

---

## HM62256B Series


---

### Ordering Information

| Type No.                       | Access Time | Package                               |
|--------------------------------|-------------|---------------------------------------|
| HM62256BLP-7                   | 70 ns       | 600-mil 28-pin plastic DIP (DP-28)    |
| HM62256BLP-7SL                 | 70 ns       |                                       |
| HM62256BLSP-7                  | 70 ns       | 300-mil 28-pin plastic DIP (DP-28NA)  |
| HM62256BLSP-7SL                | 70 ns       |                                       |
| HM62256BLFP-7T                 | 70 ns       | 450-mil 28-pin plastic SOP (FP-28DA)  |
| HM62256BLFP-4SLT <sup>*1</sup> | 45 ns       |                                       |
| HM62256BLFP-5SLT               | 55 ns       |                                       |
| HM62256BLFP-7SLT               | 70 ns       |                                       |
| HM62256BLFP-7ULT               | 70 ns       | 8 mm × 14 mm 32-pin TSOP (TFP-32DA)   |
| HM62256BLT-8                   | 85 ns       |                                       |
| HM62256BLT-7SL                 | 70 ns       |                                       |
| HM62256BLTM-8                  | 85 ns       | 8 mm × 13.4 mm 28-pin TSOP (TFP-28DA) |
| HM62256BLTM-4SL <sup>*1</sup>  | 45 ns       |                                       |
| HM62256BLTM-5SL                | 55 ns       |                                       |
| HM62256BLTM-7SL                | 70 ns       |                                       |
| HM62256BLTM-7UL                | 70 ns       |                                       |

Note: 1. Under development

## Pin Arrangement



## Pin Description


| Symbol          | Function      |
|-----------------|---------------|
| A0 – A14        | Address       |
| I/O0 – I/O7     | Input/output  |
| CS              | Chip select   |
| WE              | Write enable  |
| OE              | Output enable |
| NC              | No connection |
| V <sub>CC</sub> | Power supply  |
| V <sub>SS</sub> | Ground        |

---

**HM62256B Series**


---

### Block Diagram



## Function Table

| <b>WE</b> | <b><math>\overline{\text{CS}}</math></b> | <b><math>\overline{\text{OE}}</math></b> | <b>Mode</b>    | <b>V<sub>CC</sub> Current</b>      | <b>I/O Pin</b> | <b>Ref. Cycle</b>  |
|-----------|------------------------------------------|------------------------------------------|----------------|------------------------------------|----------------|--------------------|
| X         | H                                        | X                                        | Not selected   | I <sub>SB</sub> , I <sub>SB1</sub> | High-Z         | —                  |
| H         | L                                        | H                                        | Output disable | I <sub>CC</sub>                    | High-Z         | —                  |
| H         | L                                        | L                                        | Read           | I <sub>CC</sub>                    | Dout           | Read cycle (1)–(3) |
| L         | L                                        | H                                        | Write          | I <sub>CC</sub>                    | Din            | Write cycle (1)    |
| L         | L                                        | L                                        | Write          | I <sub>CC</sub>                    | Din            | Write cycle (2)    |

Note: X: H or L

**Absolute Maximum Ratings**

| Parameter                          | Symbol            | Value                                                     | Unit |
|------------------------------------|-------------------|-----------------------------------------------------------|------|
| Power supply voltage <sup>*1</sup> | V <sub>CC</sub>   | −0.5 to +7.0                                              | V    |
| Terminal voltage <sup>*1</sup>     | V <sub>T</sub>    | −0.5 <sup>*2</sup> to V <sub>CC</sub> + 0.3 <sup>*3</sup> | V    |
| Power dissipation                  | P <sub>T</sub>    | 1.0                                                       | W    |
| Operating temperature              | T <sub>opr</sub>  | 0 to +70                                                  | °C   |
| Storage temperature                | T <sub>stg</sub>  | −55 to +125                                               | °C   |
| Storage temperature under bias     | T <sub>bias</sub> | −10 to +85                                                | °C   |

Notes: 1. Relative to V<sub>SS</sub>  
2. V<sub>T</sub> min: −3.0 V for pulse half-width ≤ 50 ns  
3. Maximum voltage is 7.0 V

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

| Parameter                    | Symbol          | Min                | Typ | Max                  | Unit |
|------------------------------|-----------------|--------------------|-----|----------------------|------|
| Supply voltage               | V <sub>CC</sub> | 4.5                | 5.0 | 5.5                  | V    |
|                              | V <sub>SS</sub> | 0                  | 0   | 0                    | V    |
| Input high (logic 1) voltage | V <sub>IH</sub> | 2.2                | —   | V <sub>CC</sub> +0.3 | V    |
| Input low (logic 0) voltage  | V <sub>IL</sub> | −0.5 <sup>*1</sup> | —   | 0.8                  | V    |

Note: 1. V<sub>IL</sub> min: −3.0 V for pulse half-width ≤ 50 ns

## HM62256B Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ±10%, V<sub>SS</sub> = 0 V)

| Parameter                              |            | Symbol           | Min | Typ*1             | Max              | Unit | Test Conditions                                                                                                                            |
|----------------------------------------|------------|------------------|-----|-------------------|------------------|------|--------------------------------------------------------------------------------------------------------------------------------------------|
| Input leakage current                  |            | I <sub>LI</sub>  | —   | —                 | 1                | μA   | V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>                                                                                       |
| Output leakage current                 |            | I <sub>LO</sub>  | —   | —                 | 1                | μA   | $\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ ,<br>V <sub>SS</sub> ≤ V <sub>I/O</sub> ≤ V <sub>CC</sub> |
| Operating power supply current         |            | I <sub>CC</sub>  | —   | 6                 | 15               | mA   | $\overline{CS} = V_{IL}$ , others = V <sub>IH</sub> /V <sub>IL</sub><br>I <sub>I/O</sub> = 0 mA                                            |
| Average operating power supply current | HM62256B-4 | I <sub>CC1</sub> | —   | —                 | 70               | mA   | min cycle, duty = 100 %, I <sub>I/O</sub> = 0 mA<br>$\overline{CS} = V_{IL}$ , others = V <sub>IH</sub> /V <sub>IL</sub>                   |
|                                        | HM62256B-5 | I <sub>CC1</sub> | —   | —                 | 60               |      |                                                                                                                                            |
|                                        | HM62256B-7 | I <sub>CC1</sub> | —   | 33                | 60               |      |                                                                                                                                            |
|                                        | HM62256B-8 | I <sub>CC1</sub> | —   | 29                | 50               |      |                                                                                                                                            |
|                                        |            | I <sub>CC2</sub> | —   | 5                 | 15               | mA   | Cycle time = 1 μs, I <sub>I/O</sub> = 0 mA<br>$\overline{CS} = V_{IL}$ , V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0           |
| Standby power supply current           |            | I <sub>SB</sub>  | —   | 0.3               | 2                | mA   | $\overline{CS} = V_{IH}$                                                                                                                   |
|                                        |            | I <sub>SB1</sub> | —   | 0.2               | 100              | μA   | V <sub>in</sub> ≥ 0 V, $\overline{CS} \geq V_{CC} - 0.2$ V,                                                                                |
|                                        |            |                  | —   | 0.2 <sup>*2</sup> | 50 <sup>*2</sup> |      |                                                                                                                                            |
|                                        |            |                  | —   | 0.2 <sup>*3</sup> | 10 <sup>*3</sup> |      |                                                                                                                                            |
| Output low voltage                     |            | V <sub>OL</sub>  | —   | —                 | 0.4              | V    | I <sub>OL</sub> = 2.1 mA                                                                                                                   |
| Output high voltage                    |            | V <sub>OH</sub>  | 2.4 | —                 | —                | V    | I <sub>OH</sub> = -1.0 mA                                                                                                                  |

- Notes: 1. Typical values are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and not guaranteed.  
2. This characteristics is guaranteed only for L-SL version.  
3. This characteristics is guaranteed only for L-UL version.

### Capacitance (Ta = 25°C, f = 1.0 MHz)<sup>\*1</sup>

| Parameter                              | Symbol           | Min | Typ | Max | Unit | Test Conditions        |
|----------------------------------------|------------------|-----|-----|-----|------|------------------------|
| Input capacitance <sup>*1</sup>        | C <sub>in</sub>  | —   | —   | 8   | pF   | V <sub>in</sub> = 0 V  |
| Input/output capacitance <sup>*1</sup> | C <sub>I/O</sub> | —   | —   | 10  | pF   | V <sub>I/O</sub> = 0 V |

- Note: 1. This parameter is sampled and not 100% tested.

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

**Test Conditions**

- Input pulse levels: 0.8 V to 2.4 V
- Input rise and fall times: 5 ns
- Input and output timing reference level: 1.5 V
- Output load: HM62256B-4: 1 TTL Gate +  $C_L$  (30 pF)(Including scope & jig)  
 HM62256B-5: 1 TTL Gate +  $C_L$  (50 pF)(Including scope & jig)  
 HM62256B-7/8: 1 TTL Gate +  $C_L$  (100 pF)(Including scope & jig)


**Read Cycle**

|                                         |           | HM62256B |     |     |     |     |     |     |     |      |       |
|-----------------------------------------|-----------|----------|-----|-----|-----|-----|-----|-----|-----|------|-------|
|                                         |           | -4       |     | -5  |     | -7  |     | -8  |     |      |       |
| Parameter                               | Symbol    | Min      | Max | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Read cycle time                         | $t_{RC}$  | 45       | —   | 55  | —   | 70  | —   | 85  | —   | ns   |       |
| Address access time                     | $t_{AA}$  | —        | 45  | —   | 55  | —   | 70  | —   | 85  | ns   |       |
| Chip select access time                 | $t_{ACS}$ | —        | 45  | —   | 55  | —   | 70  | —   | 85  | ns   |       |
| Output enable to output valid           | $t_{OE}$  |          | 30  | —   | 35  | —   | 40  | —   | 45  | ns   |       |
| Chip selection to output in low-Z       | $t_{CLZ}$ | 5        | —   | 5   | —   | 10  | —   | 10  | —   | ns   | 2     |
| Output enable to output in low-Z        | $t_{OLZ}$ | 5        | —   | 5   | —   | 5   | —   | 5   | —   | ns   | 2     |
| Chip deselection in to output in high-Z | $t_{CHZ}$ | 0        | 20  | 0   | 20  | 0   | 25  | 0   | 30  | ns   | 1, 2  |
| Output disable to output in high-Z      | $t_{OHZ}$ | 0        | 20  | 0   | 20  | 0   | 25  | 0   | 30  | ns   | 1, 2  |
| Output hold from address change         | $t_{OH}$  | 5        | —   | 5   | —   | 5   | —   | 10  | —   | ns   |       |


Notes: 1.  $t_{CHZ}$  and  $t_{OHZ}$  defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.  
 2. This parameter is sampled and not 100% tested.


## HM62256B Series

Read Timing Waveform (1) ( $\overline{WE}=V_{IH}$ )



Read Timing Waveform (2) ( $\overline{WE}=V_{IH}$ ,  $\overline{CS}=V_{IL}$ ,  $\overline{OE}=V_{IL}$ )



**Read Timing Waveform (3) ( $\overline{WE}=V_{IH}$ ,  $\overline{OE}=V_{IL}$ )\*<sup>1</sup>**

Note: 1. Address must be valid prior to or simultaneously with  $\overline{CS}$  going low.


## HM62256B Series

### Write Cycle

|                                     |                  | HM62256B |     |     |     |     |     |     |     |      |         |
|-------------------------------------|------------------|----------|-----|-----|-----|-----|-----|-----|-----|------|---------|
|                                     |                  | -4       |     | -5  |     | -7  |     | -8  |     |      |         |
| Parameter                           | Symbol           | Min      | Max | Min | Max | Min | Max | Min | Max | Unit | Notes   |
| Write cycle time                    | t <sub>WC</sub>  | 45       | —   | 55  | —   | 70  | —   | 85  | —   | ns   |         |
| Chip selection to end of write      | t <sub>CW</sub>  | 35       | —   | 40  | —   | 60  | —   | 75  | —   | ns   | 4       |
| Address setup time                  | t <sub>AS</sub>  | 0        | —   | 0   | —   | 0   | —   | 0   | —   | ns   | 5       |
| Address valid to end of write       | t <sub>AW</sub>  | 35       | —   | 40  | —   | 60  | —   | 75  | —   | ns   |         |
| Write pulse width                   | t <sub>WP</sub>  | 30       | —   | 35  | —   | 50  | —   | 55  | —   | ns   | 3, 8    |
| Write recovery time                 | t <sub>WR</sub>  | 0        | —   | 0   | —   | 0   | —   | 0   | —   | ns   | 6       |
| $\overline{WE}$ to output in high-Z | t <sub>WHZ</sub> | 0        | 20  | 0   | 20  | 0   | 25  | 0   | 40  | ns   | 1, 2, 7 |
| Data to write time overlap          | t <sub>DW</sub>  | 20       | —   | 25  | —   | 30  | —   | 35  | —   | ns   |         |
| Data hold from write time           | t <sub>DH</sub>  | 0        | —   | 0   | —   | 0   | —   | 0   | —   | ns   |         |
| Output active from end of write     | t <sub>OW</sub>  | 5        | —   | 5   | —   | 5   | —   | 5   | —   | ns   | 2       |
| Output disable to output in high-Z  | t <sub>OHZ</sub> | 0        | 20  | 0   | 20  | 0   | 25  | 0   | 40  | ns   | 1, 2, 7 |


- Notes: 1.  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
2. This parameter is sampled and not 100% tested.
3. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
4.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
5.  $t_{AS}$  is measured from the address valid to the beginning of write.
6.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
8. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention,  $t_{WP} \geq t_{WHZ} \text{ max} + t_{DW} \text{ min}$ .

Write Timing Waveform (1) ( $\overline{\text{OE}}$  Clock)



## HM62256B Series

### Write Timing Waveform (2) ( $\overline{\text{OE}}$ Low Fixed) ( $\overline{\text{OE}} = V_{\text{IL}}$ )




- Notes:
1. If  $\overline{\text{CS}}$  goes low simultaneously with  $\overline{\text{WE}}$  going low or after  $\overline{\text{WE}}$  going low, the outputs remain in the high impedance state.
  2.  $\text{Dout}$  is the same phase of the write data of this write cycle.
  3.  $\text{Dout}$  is the read data of next address.
  4. If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the output must not be applied to them.

**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

| Parameter                            | Symbol     | Min           | Typ* <sup>1</sup> | Max       | Unit          | Test Conditions* <sup>6</sup>                                                                      |
|--------------------------------------|------------|---------------|-------------------|-----------|---------------|----------------------------------------------------------------------------------------------------|
| $V_{CC}$ for data retention          | $V_{DR}$   | 2.0           | —                 | 5.5       | V             | $\overline{CS} \geq V_{CC} - 0.2\text{ V}$ ,<br>$V_{in} \geq 0\text{ V}$                           |
| Data retention current               | $I_{CCDR}$ | —             | 0.05              | $30^{*2}$ | $\mu\text{A}$ | $V_{CC} = 3.0\text{ V}$ , $V_{in} \geq 0\text{ V}$<br>$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ , |
|                                      |            | —             | 0.05              | $10^{*3}$ |               |                                                                                                    |
|                                      |            | —             | 0.05              | $3^{*4}$  |               |                                                                                                    |
| Chip deselect to data retention time | $t_{CDR}$  | 0             | —                 | —         | ns            | See retention waveform                                                                             |
| Operation recovery time              | $t_R$      | $t_{RC}^{*5}$ | —                 | —         | ns            |                                                                                                    |

- Notes: 1. Typical values are at  $V_{CC} = 3.0\text{ V}$ ,  $T_a = 25^\circ\text{C}$  and not guaranteed.  
2.  $10\text{ }\mu\text{A}$  max at  $T_a = 0$  to  $+40^\circ\text{C}$ .  
3. This characteristics guaranteed for only L-SL version.  $3\text{ }\mu\text{A}$  max at  $T_a = 0$  to  $+40^\circ\text{C}$ .  
4. This characteristics guaranteed for only L-UL version.  $0.6\text{ }\mu\text{A}$  max at  $T_a = 0$  to  $+40^\circ\text{C}$ .  
5.  $t_{RC}$  = read cycle time.  
6.  $\overline{CS}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. If  $\overline{CS}$  controls data retention mode, other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

**Low  $V_{CC}$  Data Retention Timing Waveform**


---


**HM62256B Series**


---

## Package Dimensions


## HM62256BLP Series (DP-28)

Unit: mm



## HM62256BLSP Series (DP-28NA)


Unit: mm



## HM62256B Series

### HM62256BLFP Series (FP-28DA)

Unit: mm



### HM62256BLT Series (TFP-32DA)

Unit: mm

