


# 3.3 V 4 K/8 K × 18 Synchronous Dual Port Static RAM

#### **Features**

- True dual ported memory cells which allow simultaneous access of the same memory location
- Two flow-through/pipelined devices
  - □ 4 K × 18 organization (CY7C09349AV)
  - 8 K × 18 organization (CY7C09359AV)
- Three modes
  - □ Flow-through
  - □ Pipelined
  - □ Burst
- Pipelined output mode on both ports allows fast 83-MHz operation
- 0.35-micron CMOS for optimum speed/power
- High-speed clock to data access 9 and 12 ns (max)

- 3.3 V low operating power
- ☐ Active = 135 mA (typical)
- □ Standby = 10 µA (typical)
- Fully synchronous interface for easier operation
- Burst counters increment addresses internally
  - □ Shorten cycle times
  - ☐ Minimize bus noise
  - Supported in flow-through and pipelined modes
- Dual chip enables for easy depth expansion
- Upper and lower byte controls for bus matching
- Automatic power-down
- Commercial and industrial temperature ranges
- Available in 100-pin TQFP

# Logic Block Diagram



#### Note

1.  $A_0$ - $A_{11}$  for 4 K;  $A_0$ - $A_{12}$  for 8 K devices.



#### **Functional Description**

The CY7C09349AV and CY7C09359AV are high-speed 3.3 V synchronous CMOS 4 K and 8 K × 18 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. [2] Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid  $t_{CD2}$  = 9 ns (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available  $t_{CD1}$  = 18 ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{\text{CE}}_0$  or LOW on  $\text{CE}_1$  for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple chip enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with  $\overline{\text{CE}}_0$  LOW and  $\overline{\text{CE}}_1$  HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's address strobe (ADS). When the port's count enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin thin quad plastic flatpack (TQFP) packages.

#### Note

<sup>2.</sup> When simultaneously writing to the same location, final value cannot be guaranteed.



#### **Contents**


Pin Configuration	4
Selection Guide	4
Pin Definitions	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
AC Test Loads	
Switching Characteristics	

Switching Waveforms	9
Read/Write and Enable Operation	16
Address Counter Control Operation	16
Ordering Information	17
Package Diagram	18
Acronyms	19
Document Conventions	19
Document History Page	20
Salos Solutions and Logal Information	



#### **Pin Configuration**

Figure 1. 100-pin TQFP (Top View)



#### **Selection Guide**

	CY7C09349AV CY7C09359AV -9	CY7C09349AV CY7C09359AV -12
f <sub>MAX2</sub> (MHz) (pipelined)	67	50
Max access time (ns) (clock to data, pipelined)	9	12
Typical operating current I <sub>CC</sub> (mA)	135	115
Typical standby current for I <sub>SB1</sub> (mA) (both ports TTL level)	20	20
Typical standby current for I <sub>SB3</sub> (μA) (both ports CMOS level)	10 μA	10 µA

#### Note

3. This pin is NC for CY7C09349AV.



#### **Pin Definitions**

Left Port	Right Port	Description				
A <sub>0L</sub> -A <sub>12L</sub>	A <sub>0R</sub> -A <sub>12R</sub>	Address inputs (A <sub>0</sub> –A <sub>11</sub> for 4 K, A <sub>0</sub> –A <sub>12</sub> for 8 K devices).				
ADS <sub>L</sub>	ADS <sub>R</sub>	Address strobe input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins.				
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip enable input. To select either the left or right port, both $\overline{CE}_0$ and $CE_1$ must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ ).				
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock signal. This input can be free running or strobed. Maximum clock input rate is f <sub>MAX</sub> .				
CNTENL	CNTENR	Counter enable input. Asserting this signal <u>LOW increments the burst address counter of its</u> respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.				
CNTRST <sub>L</sub>	CNTRST <sub>R</sub>	Counter reset input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.				
I/O <sub>0L</sub> –I/O <sub>17L</sub>	I/O <sub>0R</sub> –I/O <sub>17R</sub>	Data bus input/output (I/O <sub>0</sub> -I/O <sub>15</sub> for ×16 devices).				
LB <sub>L</sub>	LB <sub>R</sub>	Lower byte select input. Asserting this signal LOW enables read and write operations to the lower byte ( $I/O_0$ – $I/O_8$ for ×18, $I/O_0$ – $I/O_7$ for ×16) of the memory array. For read operations both the LB and $\overline{OE}$ signals must be asserted to drive output data on the lower byte of the data pins.				
UB <sub>L</sub>	UB <sub>R</sub>	Upper byte select input. Same function as LB, but to the upper byte (I/O <sub>8/9L</sub> -I/O <sub>15/17L</sub> ).				
OEL	OE <sub>R</sub>	Output enable input. This signal must be asserted LOW to enable the I/O data pins during read operations.				
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/write enable input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.				
FT/PIPE <sub>L</sub>	FT/PIPE <sub>R</sub>	Flow-through/pipelined select input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.				
GND		Ground input.				
NC		No connect.				
V <sub>CC</sub>		Power input.				

# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature	. –65 °C to +150 °C
Ambient temperature with power applied	55 °C to +125 °C
Supply voltage to ground potential	–0.5 V to +4.6 V
DC voltage applied to	
outputs in high Z state	0.5 V to $V_{CC}$ + 0.5 V
DC input voltage	0.5 V to $V_{CC}$ + 0.5 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	> 2001 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	3.3 V ± 300 mV
Industrial <sup>[4]</sup>	–40 °C to +85 °C	3.3 V ± 300 mV

#### Note

<sup>4.</sup> Industrial parts are available in CY7C09359AV only.



#### **Electrical Characteristics**

Over the Operating Range

				CY7C0:					
Parameter	Description		-9			-12	Unit		
		Min	Тур	Max	Min	Тур	Max		
V <sub>OH</sub>	Output HIGH voltage ( $V_{CC}$ = Min, $I_{OH}$ = $-4$ .	0 mA)	2.4	_	_	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage (V <sub>CC</sub> = Min, I <sub>OH</sub> = +4.0	0 mA)	_		0.4	_		0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0		_	2.0		_	V
V <sub>IL</sub>	Input LOW voltage	_		0.8	_		0.8	V	
I <sub>OZ</sub>	Output leakage current	-10		10	-10		10	μA	
I <sub>CC</sub>	Operating current (V <sub>CC</sub> = Max,	Commercial	_	135	230	_	115	180	mA
	I <sub>OUT</sub> = 0 mA) outputs disabled	Industrial <sup>[5]</sup>		-	_		155	250	mA
I <sub>SB1</sub>	Standby current (both ports TTL level)[6]	Commercial		20	75		20	70	mA
	$CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}$	Industrial <sup>[5]</sup>		-	_		30	80	mA
I <sub>SB2</sub>	Standby current (one port TTL level)[6]	Commercial		95	155		85	140	mA
	$CE_L$ or $CE_R \ge V_{IH}$ , $f = f_{MAX}$	Industrial <sup>[5]</sup>	•	-	_		95	150	mA
I <sub>SB3</sub>	Standby current (both ports CMOS level)[6]	Commercial		10	500		10	500	μA
	$CE_L$ and $CE_R \ge V_{CC} - 0.2 \text{ V, f} = 0$	Industrial <sup>[5]</sup>		-	_		10	500	μA
I <sub>SB4</sub>	Standby current (one port CMOS level)[6]	Commercial		85	115		75	100	mA
	$CE_L$ or $CE_R \ge V_{IH}$ , $f = f_{MAX}$	Industrial <sup>[5]</sup>	•	-	_	•	85	110	mA


## Capacitance


Parameter	Description	Max	Unit	
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	pF
C <sub>OUT</sub>	Output capacitance	V <sub>CC</sub> = 3.3 V	10	pF


Notes
 Industrial parts are available in CY7C09359AV only.
 CE<sub>L</sub> and CE<sub>R</sub> are internal signals. To select either the left or right port, both CE<sub>0</sub> AND CE<sub>1</sub> must be asserted to their active states (CE<sub>0</sub> ≤ V<sub>IL</sub> and CE<sub>1</sub> ≥ V<sub>IH</sub>).




#### **AC Test Loads**







(b) Thévenin Equivalent (Load 1)



 $\begin{tabular}{ll} \textbf{(c) Three-State Delay (Load 2)} \\ \textbf{(Used for $t_{CKLZ}$, $t_{OLZ}$, & $t_{OHZ}$ including scope and jig)} \end{tabular}$ 



# **Switching Characteristics**


Over the Operating Range

			CY7C09349AV CY7C09359AV					
		-	9	_	12			
Parameter	Description	Min	Max	Min	Max	Unit		
f <sub>MAX1</sub>	f <sub>Max</sub> flow-through	_	40	_	33	MHz		
f <sub>MAX2</sub>	f <sub>Max</sub> pipelined	_	67	_	50	MHz		
t <sub>CYC1</sub>	Clock cycle time – flow-through	25	_	30	_	ns		
t <sub>CYC2</sub>	Clock cycle time – pipelined	15	_	20	_	ns		
t <sub>CH1</sub>	Clock HIGH time – flow-through	12	_	12	_	ns		
t <sub>CL1</sub>	Clock LOW time – flow-through	12	_	12	_	ns		
t <sub>CH2</sub>	Clock HIGH time – pipelined	6	_	8	_	ns		
t <sub>CL2</sub>	Clock LOW time – pipelined	6	_	8	_	ns		
t <sub>R</sub>	Clock rise time	_	3	_	3	ns		
t <sub>F</sub>	Clock fall time	_	3	_	3	ns		
t <sub>SA</sub>	Address set-up time	4	_	4	_	ns		
t <sub>HA</sub>	Address hold time	1	_	1	_	ns		
t <sub>SC</sub>	Chip enable set-up time	4	_	4	_	ns		
t <sub>HC</sub>	Chip enable hold time	1	_	1	_	ns		
t <sub>SW</sub>	R/W set-up time	4	_	4	_	ns		
t <sub>HW</sub>	R/W hold time	1	_	1	_	ns		
t <sub>SD</sub>	Input data set-up time	4	_	4	_	ns		
t <sub>HD</sub>	Input data hold time	1	_	1	_	ns		
t <sub>SAD</sub>	ADS set-up time	4	_	4	_	ns		
t <sub>HAD</sub>	ADS hold time	1	_	1	_	ns		
t <sub>SCN</sub>	CNTEN set-up time	4	_	4	_	ns		
t <sub>HCN</sub>	CNTEN hold time	1	_	1	_	ns		
t <sub>SRST</sub>	CNTRST set-up time	4	_	4	_	ns		
t <sub>HRST</sub>	CNTRST hold time	1	_	1	_	ns		
t <sub>OE</sub>	Output enable to data valid	_	10	_	12	ns		
t <sub>OLZ</sub>	OE to low Z	2	_	2	_	ns		
t <sub>OHZ</sub>	OE to high Z	1	7	1	7	ns		
t <sub>CD1</sub>	Clock to data valid – flow-through	_	20	_	25	ns		
t <sub>CD2</sub>	Clock to data valid – pipelined	_	9	_	12	ns		
t <sub>DC</sub>	Data output hold after clock HIGH	2	_	2	_	ns		
t <sub>CKHZ</sub>	Clock HIGH to output high Z	2	9	2	9	ns		
t <sub>CKLZ</sub>	Clock HIGH to output low Z	2	_	2	_	ns		
Port to por	·	I	I	1	I	I		
<u> </u>	Write port clock HIGH to read data delay		40	l _	40	ns		
too	Clock to clock set-up time		15	_	15	ns		
t <sub>ccs</sub>	Olook to blook set up time	_	10		10	113		




#### **Switching Waveforms**

# Read Cycle for Flow-through Output ( $\overline{\text{FT}}/\text{PIPE} = V_{\text{IL}})^{[7, 8, 9, 10]}$



# Read Cycle for Pipelined Operation ( $\overline{FT}/PIPE = V_{IH}$ )[7, 8, 9, 10]




- 7. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.


- 8. ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>.
   9. The output is disabled (high-impedance state) by CE<sub>0</sub> = V<sub>IH</sub> or CE<sub>1</sub> = V<sub>IL</sub> following the next rising edge of the clock.
   10. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



## Bank Select Pipelined Read<sup>[11, 12]</sup>



# Left Port Write to Flow-through Right Port Read<sup>[13, 14, 15, 16]</sup>



- 11. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each bank consists of one Cypress dual-port device from this data sheet.

  ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.

  12. UB, LB, OE and ADS = V<sub>IL</sub>; CE<sub>1(B1)</sub>, CE<sub>1(B2)</sub>, R/W, CNTEN, and CNTRST = V<sub>IH</sub>.

  13. The same waveforms apply for a right port write to flow-through left port read.


  14. CE<sub>0</sub>, UB, LB, and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.

- 15. OE = V<sub>II.</sub> for the right port, which is being read from. OE = V<sub>II.</sub> for the left port, which is being written to.


  16. If t<sub>CCS</sub> ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub> > maximum specified, then data is not valid until t<sub>CCS</sub> + t<sub>CD1</sub>. t<sub>CWDD</sub> does not apply in this case.



# Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )[17, 18, 19, 20]



# Pipelined Read-to-Write-to-Read (OE Controlled)[17, 18, 19, 20]



- 17. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only.


  18. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

  19.  $\overline{CE}_0$  and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = V_{IH}$ .


  20. During "No operation", data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.



# Flow-through Read-to-Write-to-Read ( $\overline{\text{OE}} = V_{\text{IL}}$ )[21, 22, 24, 25]



# Flow-through Read-to-Write-to-Read (OE Controlled)[21, 22, 23, 24, 25]



- Notes

  21. ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>.

  22. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.


  23. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

  24. CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.


  25. During "No operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.



#### Pipelined Read with Address Counter Advance<sup>[26]</sup>




# Flow-through Read with Address Counter Advance<sup>[26]</sup>



Note 26.  $\overline{CE}_0$  and  $\overline{OE}$  =  $V_{IL}$ ;  $CE_1$ ,  $R/\overline{W}$  and  $\overline{CNTRST}$  =  $V_{IH}$ .




Write with Address Counter Advance (Flow-through or Pipelined Outputs)<sup>[27, 28]</sup>



Notes 27.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ . 28. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .



Counter Reset (Pipelined Outputs)<sup>[29, 30, 31, 32]</sup>



<sup>29.</sup> Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{|L}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 30. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals. 31.  $\overline{CE}_0$ ,  $\overline{UB}$ , and  $\overline{LB} = V_{|L}$ ;  $\overline{CE}_1 = V_{|H}$ . 32. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



# Read/Write and Enable Operation<sup>[33, 34, 35]</sup>

		Inputs		Outputs		
OE	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	I/O <sub>0</sub> –I/O <sub>17</sub>	Operation
Х	7	Н	Х	Х	High Z	Deselected <sup>[36]</sup>
Х	4	Х	L	Х	High Z	Deselected <sup>[36]</sup>
Х	4	L	Н	L	D <sub>IN</sub>	Write
L	7	L	Н	Н	D <sub>OUT</sub>	Read <sup>[36]</sup>
Н	Х	L	Н	Х	High Z	Outputs disabled

## Address Counter Control Operation[33, 37, 38, 39]

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
Х	Х	4	Х	Х	L	D <sub>out(0)</sub>	Reset	Counter reset to address 0
A <sub>n</sub>	Х		L	Х	Н	D <sub>out(n)</sub>	Load	Address load into counter
Х	A <sub>n</sub>	7	Н	Н	Н	D <sub>out(n)</sub>	Hold	External address blocked—counter disabled
Х	A <sub>n</sub>	7	Н	L	Н	D <sub>out(n+1)</sub>	Increment	Counter enabled—internal address generation

<sup>33. &</sup>lt;u>"X" = "Don't Care," "H" =</u> V<sub>IH</sub>, "L" = V<sub>IL</sub>. 34. <u>ADS, CNTEN, CNTRST</u> = "Don't Care."

<sup>35.</sup> OE is an asynchronous input signal.
36. When CE changes state in the pipelined mode, deselection and read happen in the following clock cycle.
37. CE<sub>0</sub> and OE = V<sub>IL</sub>; CE<sub>1</sub> and R/W = V<sub>IH</sub>.
38. Data shown for flow-through mode; pipelined mode output will be delayed by one cycle.
39. Counter operation is independent of CE<sub>0</sub> and CE<sub>1</sub>.



# **Ordering Information**


#### 4 K × 18 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
9	CY7C09349AV-9AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial
12	CY7C09349AV-12AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial

#### 8 K × 18 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name		
9	CY7C09359AV-9AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial


#### **Ordering Code Definitions**





# **Package Diagram**

Figure 2. 100-pin Thin Plastic Quad Flat Pack (TQFP) A100



51-85048 \*D



# **Acronyms**

Acronym	Description
CE	chip enable
CLK	clock
CMOS	complementary metal oxide semiconductor
I/O	Input/output
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
ns	nano seconds
V	Volts
μΑ	micro Amperes
mA	milli Amperes
mV	milli Volts
mW	milli Watts
MHz	Mega Hertz
pF	pico Farad
°C	degree Celcius
W	Watts



#### **Document History Page**

Document Title: CY7C09349AV/CY7C09359AV 3.3 V 4 K/8 K × 18 Synchronous Dual-Port Static RAM Document Number: 001-63888				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	2998931	09/16/2010	RAME	New Datasheet

#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-63888 Rev. \*\*

Revised September 28, 2010

Page 20 of 20