Infineon
technologies

Wireless Components

ASK/FSK Transmitter 315 MHz

TDK 5111 Version 1.1

Specification October 2002

Preliminary

Revision History

Current Version: Version 1.1 as of 31.10.2002		
Previous Version: 1.0 as of March 2002		
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)
5-4, 5-7	5-4, 5-7	Tolerances of Lcosc specified Value of Iclkout corrected

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4µC, SLICOFI® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

Product Info

General Description

The TDK 5111 is a single chip ASK/ FSK transmitter for the frequency band 314-317 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additionally features like a power down mode, a low power detect and a divided clock output are implemented. The IC can be used for both ASK and FSK modulation.

Package

Features

- fully integrated frequency synthesizer
- VCO without external components
- high efficiency power amplifier typically 10 dBm @ 3 V
- frequency range 314-317 MHz
- ASK/FSK modulation
- low supply current typ. 13 mA@3V

- voltage supply range 2.1 - 4 V
- power down mode
- low voltage sensor
- programmable divided clock output for µC
- low external component count

Applications

- Keyless entry systems
- Remote control systems

- Alarm systems
- Communication systems

Ordering Information

Type	Ordering Code	Package
TDK 5111	Q67100-H2046	P-TSSOP-16
available on tape and reel		

2 Product Description

Contents of this Chapter

2.1 Overview

The TDK 5111 is a single chip ASK/FSK transmitter for the frequency band 314-317 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additional features like a power down mode, a low power detect and a divided clock output are implemented. The IC can be used for both ASK and FSK modulation.

2.2 Applications

- Keyless entry systems
- Remote control systems
- Alarm systems
- Communication systems

2.3 Features

- fully integrated frequency synthesizer
- VCO without external components
- high efficiency power amplifier typ. 10 dBm @ 3 V
- frequency range 314-317 MHz
- ASK/FSK modulation
- low supply current typ. 13 mA @ 3 V
- voltage supply range 2.1 - 4 V
- power down mode
- low voltage sensor
- programmable divided clock output for µC
- low external component count

2.4 Package Outlines

1) Does not include plastic or metal protrusion of 0.15 max. per side
2) Does not include dambar protrusion

Figure 2-1   P-TSSOP-16

3 Functional Description

Contents of this Chapter

3.1 Pin Configuration

Pin_config.wmf

Figure 3-1   IC Pin Configuration

Table 3-1		
Pin No.	**Symbol**	**Function**
1	PDWN	Power Down Mode Control
2	LPD	Low Power Detect Output
3	VS	Voltage Supply
4	LF	Loop Filter
5	GND	Ground
6	ASKDTA	Amplitude Shift Keying Data Input
7	FSKDTA	Frequency Shift Keying Data Input
8	CLKOUT	Clock Driver Output
9	CLKDIV	Clock Divider Control
10	COSC	Crystal Oscillator Input
11	FSKOUT	Frequency Shift Keying Switch Output
12	FSKGND	Frequency Shift Keying Ground
13	PAGND	Power Amplifier Ground
14	PAOUT	Power Amplifier Output
15	FSEL	Frequency Range Selection: Has to be shorted to ground for 315 MHz operation
16	CSEL	Crystal Frequency Selection: Has to be left open

3.2   Pin Definitions and Functions

Pin No.	Symbol	Interface Schematic[1]	Function
1	PDWN		Disable pin for the complete transmitter circuit. A logic low (PDWN < 0.7 V) turns off all transmitter functions. A logic high (PDWN > 1.5 V) gives access to all transmitter functions. PDWN input will be pulled up by 40 µA internally by setting FSKDTA or ASKDTA to a logic high-state.
2	LPD		This pin provides an output indicating the low-voltage state of the supply voltage VS. VS < 2.15 V will set LPD to the low-state. An internal pull-up current of 40 µA gives the output a high-state at supply voltages above 2.15 V.
3	VS		This pin is the positive supply of the transmitter electronics. An RF bypass capacitor should be connected directly to this pin and returned to GND (pin 5) as short as possible.

4	LF		Output of the charge pump and input of the VCO control voltage. The loop bandwidth of the PLL is 150 kHz when only the internal loop filter is used. The loop bandwidth may be reduced by applying an external RC network referencing to the positive supply VS (pin 3).
		V_S 140 pF 15 pF 35 kΩ 10 kΩ V_S 4	
5	GND		General ground connection.
6	ASKDTA		Digital amplitude modulation can be imparted to the Power Amplifier through this pin. A logic high (ASKDTA > 1.5 V or open) enables the Power Amplifier. A logic low (ASKDTA < 0.5 V) disables the Power Amplifier.
		V_S +1.2 V 60 kΩ 6 90 kΩ +1.1 V 2.3 pF 30 µA	
7	FSKDTA		Digital frequency modulation can be imparted to the Xtal Oscillator by this pin. The VCO-frequency varies in accordance to the frequency of the reference oscillator. A logic high (FSKDTA > 1.5V or open) sets the FSK switch to a high impedance state. A logic low (FSKDTA < 0.5 V) closes the FSK switch from FSKOUT (pin 11) to FSKGND (pin 12). A capacitor can be switched to the reference crystal network this way. The Xtal Oscillator frequency will be shifted giving the designed FSK frequency deviation.
		V_S +1.2 V 60 kΩ 7 90 kΩ +1.1 V 30 µA	

8	CLKOUT		Clock output to supply an external device. An external pull-up resistor has to be added in accordance to the driving requirements of the external device. A clock frequency of 2.46 MHz is selected by a logic low at CLKDIV input (pin 9). A clock frequency of 615 kHz is selected by a logic high at CLKDIV input (pin 9).
9	CLKDIV		This pin is used to select the desired clock division rate for the CLKOUT signal. A logic low (CLKDIV < 0.2 V) applied to this pin selects the 2.46 MHz output signal at CLKOUT (pin 8). A logic high (CLKDIV open) applied to this pin selects the 615 kHz output signal at CLKOUT (pin 8).
10	COSC		This pin is connected to the reference oscillator circuit. The reference oscillator is working as a negative impedance converter. It presents a negative resistance in series to an inductance at the COSC pin.
11	FSKOUT		This pin is connected to a switch to FSKGND (pin 12). The switch is closed when the signal at FSKDTA (pin 7) is in a logic low state. The switch is open when the signal at FSKDTA (pin 7) is in a logic high state. FSKOUT can switch an additional capacitor to the reference crystal network to pull the crystal frequency by an amount resulting in the desired FSK frequency shift of the transmitter output frequency.
12	FSKGND		Ground connection for FSK modulation output FSKOUT.

13	PAGND		Ground connection of the power amplifier. The RF ground return path of the power amplifier output PAOUT (pin 14) has to be concentrated to this pin.
14	PAOUT		RF output pin of the transmitter. A DC path to the positive supply VS has to be supplied by the antenna matching network.
15	FSEL		**This pin has to be shorted to ground to select the 315 MHz transmitter frequency range.** A logic low (FSEL < 0.5 V) applied to this pin sets the transmitter to the 315 MHz frequency range. A logic high (FSEL open) applied to this pin sets the transmitter to the 630 MHz frequency range.
16	CSEL		This pin is used to select the desired reference frequency. A logic high (CSEL open) applied to this pin sets the internal frequency divider to accept a reference frequency of 9.84 MHz.

1) Indicated voltages and currents apply for PLL Enable Mode and Transmit Mode.
   In Power Down Mode, the values are zero or high-ohmic.

3.3 Functional Block diagram

FSK Data Input
ASK Data Input
Power Down Control
Positive Supply V_S
Low Power Detect Output

7   6   1   3   2

FSK Ground   12

FSK Switch   11

OR

Power Supply

Low Voltage Sensor 2.2V

Crystal 9,84 MHz   10

XTAL Osc

PFD

:128/64

VCO

:1/2

On

Power AMP   14

Power Amplifier Output

13

Power Amplifier Ground

Clock Output Frequency Select 0.615/2.46 MHz   9

:2/8 :4/16

LF

Clock Output   8

Crystal Select always open   16

Loop Filter   4

Frequency Select low for 315 MHz   15

Ground   5

Figure 3-2   Functional Block diagram

Funct_Block_Diagram.wmf

3.4 Functional Blocks

3.4.1 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a Voltage Controlled Oscillator (VCO), an asynchronous divider chain, a phase detector, a charge pump and a loop filter. It is fully implemented on chip. The tuning circuit of the VCO consisting of spiral inductors and varactor diodes is on chip, too. Therefore no additional external components are necessary. The nominal center frequency of the VCO is 630 MHz. The oscillator signal is fed both, to the synthesizer divider chain and to the power amplifier. The overall division ratio of the asynchronous divider chain is 64. The phase detector is a Type IV PD with charge pump. The passive loop filter is realized on chip. In all 315 MHz applications, the CSEL pin is not connected (logic high).

3.4.2 Crystal Oscillator

The crystal oscillator operates at 9.84 MHz. Frequencies of 615 kHz or 2.46 MHz are available at the clock output CLKOUT (pin 8) to drive the clock input of a micro controller.

The frequency at CLKOUT (pin 8) is controlled by the signal at CLKDIV (pin 9)

Table 3-3	
CLKDIV (pin 9)	**CLKOUT Frequency**
Low[1]	2.46 MHz
Open[2]	615 kHz

1) Low: Voltage at pin < 0.2 V
2) Open: Pin open

To achieve FSK transmission, the oscillator frequency can be detuned by a fixed amount by switching an external capacitor via FSKOUT (pin 11).

The condition of the switch is controlled by the signal at FSKDTA (pin 7).

Table 3-4	
FSKDTA (pin7)	**FSK Switch**
Low[1]	CLOSED
Open[2], High[3]	OPEN

1) Low: Voltage at pin < 0.5 V
2) Open: Pin open
3) High: Voltage at pin > 1.5 V

3.4.3 Power Amplifier

For operation at 315 MHz, the power amplifier is fed with the VCO frequency divided by 2. It is possible to feed the power amplifier directly from the voltage controlled oscillator. This is controlled by FSEL (pin 15) as described in the table below. This is not recommended for this frequency range.

Table 3-5	
FSEL (pin 15)	**Radiated Frequency Band**
Low[1]	315 MHz
Open[2]	630 MHz (not recommended)

1) Low: Voltage at pin < 0.5 V
2) Open: Pin open

The Power Amplifier can be switched on and off by the signal at ASKDTA (pin 6).

Table 3-6	
ASKDTA (pin 6)	**Power Amplifier**
Low[1]	OFF
Open[2], High[3]	ON

1) Low: Voltage at pin < 0.5 V
2) Open: Pin open
3) High: Voltage at pin > 1.5 V

The Power Amplifier has an Open Collector output at PAOUT (pin 14) and requires an external pull-up coil to provide bias. The coil is part of the tuning and matching LC circuitry to get best performance with the external loop antenna. To achieve the best power amplifier efficiency, the high frequency voltage swing at PAOUT (pin 14) should be twice the supply voltage.

The power amplifier has its own ground pin PAGND (pin 13) in order to reduce the amount of coupling to the other circuits.
In all 315 MHz applications, the pin FSEL is connected to ground.

3.4.4 Low Power Detect

The supply voltage is sensed by a low power detector. When the supply voltage drops below 2.15 V, the output LPD (pin 2) switches to the low-state. To minimize the external component count, an internal pull-up current of 40 µA gives the output a high-state at supply voltages above 2.15 V.

The output LPD (pin 2) can either be connected to ASKDTA (pin 6) to switch off the PA as soon as the supply voltage drops below 2.15 V or it can be used to inform a micro-controller to stop the transmission after the current data packet.

3.4.5 Power Modes

The IC provides three power modes, the POWER DOWN MODE, the PLL ENABLE MODE and the TRANSMIT MODE.

3.4.5.1 Power Down Mode

In the POWER DOWN MODE the complete chip is switched off.

The current consumption is typically 0.25 nA at 3 V 25°C.

This current doubles every 8°C. The values for higher temperatures are typically 14 nA at 85°C and typically 600 nA at 125°C.

3.4.5.2 PLL Enable Mode

In the PLL ENABLE MODE the PLL is switched on but the power amplifier is turned off to avoid undesired power radiation during the time the PLL needs to settle. The turn on time of the PLL is determined mainly by the turn on time of the crystal oscillator and is less than 1 msec when the specified crystal is used.

The current consumption is typically 4 mA.

3.4.5.3 Transmit Mode

In the TRANSMIT MODE the PLL is switched on and the power amplifier is turned on too.

The current consumption of the IC is typically 13 mA when using a proper trans-forming network at PAOUT, see Figure 4-1.

3.4.5.4 Power mode control

The bias circuitry is powered up via a voltage V > 1.5 V at the pin PDWN (pin 1). When the bias circuitry is powered up, the pins ASKDTA and FSKDTA are pulled up internally.
Forcing the voltage at the pins low overrides the internally set state.

Alternatively, if the voltage at ASKDTA or FSKDTA is forced high externally, the PDWN pin is pulled up internally via a current source. In this case, it is not nec-essary to connect the PDWN pin, it is recommended to leave it open.

The principle schematic of the power mode control circuitry is shown in Figure 3-5.

Power_Mode.wmf

Figure 3-5   Power mode control circuitry

Table 3-7 provides a listing of how to get into the different power modes

Table 3-7			
PDWN	**FSKDTA**	**ASKDTA**	**MODE**
Low[1]	Low, Open	Low, Open	POWER DOWN
Open[2]	Low	Low	
High[3]	Low, Open, High	Low	PLL ENABLE
Open	High	Low	
High	Low, Open, High	Open, High	TRANSMIT
Open	High	Open, High	
Open	Low, Open, High	High	

1) Low: Voltage at pin < 0.7 V (PDWN)
            Voltage at pin < 0.5 V (FSKDTA, ASKDTA)
2) Open: Pin open
3) High: Voltage at pin > 1.5 V

Other combinations of the control pins PDWN, FSKDTA and ASKDTA are not recommended.

3.4.6 Recommended timing diagrams for ASK- and FSK-Modulation

ASK Modulation using FSKDTA and ASKDTA, PDWN not connected

ASK_mod.wmf

Figure 3-6   ASK Modulation

FSK Modulation using FSKDTA and ASKDTA, PDWN not connected

FSK_mod.wmf

Figure 3-7   FSK Modulation

Alternative ASK Modulation, FSKDTA not connected.

Alt_ASK_mod.wmf

Figure 3-8   Alternative ASK Modulation

Alternative FSK Modulation

Alt_FSK_mod.wmf

Figure 3-9   Alternative FSK Modulation

4 Applications

4.1 50 Ohm-Output Testboard: Schematic

50ohm_test_v5.wmf

Figure 4-1   50 Ω-Output testboard schematic

4.2 50 Ohm-Output Testboard: Layout

Oben (4.61 22.10.2001   tda5110_v1tc.tc)

tda5110_v1_pcboben.pdf

Figure 4-2   Top Side of TDK 5111-Testboard with 50 Ω-Output.
It is the same board as used for the TDK5110.

Unten (4.61 22.10.2001   tda5110_v1tc.tc)

tda5110_v1_pcbunten.pdf

Figure 4-3   Bottom Side of TDK 5111-Testboard with 50 Ω-Output.
It is the same board as used for the TDK5110.

4.3   50 Ohm-Output Testboard: Bill of material

Table 4-1 Bill of material				
Part	**Value**	**ASK**	**FSK**	**Specification**
R1	4.7kΩ			0805, ± 5%
R2			12kΩ	0805, ± 5%
R3A		15kΩ		0805, ± 5%
R3F			15kΩ	0805, ± 5%
R4	open			0805, ± 5%
C1	47nF			0805, X7R, ± 10%
C2	47pF			0805, COG, ± 5%
C3	10pF			0805, COG, ± 1%
C4	330pF			0805, COG, ± 5%
C5	1nF			0805, X7R, ± 10%
C6		8.2pF	15pF	15pF: 0805, COG, ± 1% 8.2pF: 0805, COG, ± 0.1pF
C7		0Ω Jumper	6.8pF	0805, COG, ± 0.1pF 0805, 0Ω Jumper
C8	22pF			0805, COG, ± 5%
L1	120nH			TOKO LL2012-J
L2	33nH			TOKO LL2012-J
Q1	9843.75 kHz, CL=12pF			Tokyo Denpa TSS-3B 9843.75 kHz Spec.No. 10-50221
IC1	TDK5111			
T1	Push-button			replaced by a short
X1	SMA-S			SMA standing
X2	SMA-S			SMA standing

4.4   50 Ohm-Output Testboard: Measurement results

Note the specified operating range: 2.1 V to 4.0 V and −40°C to +125°C.

Pout_over_Temp_315.wmf

Figure 4-4   Pout over Temperature of the 50Ω-testboard with TDK5111 at 315 MHz

is_over_temp_315.wmf

Figure 4-5   Is over temperature of the 50Ω-testboard with TDK5111 at 315 MHz

4.5   Application Hints on the Crystal Oscillator

The crystal oscillator achieves a turn on time less than 1 msec when the specified crystal is used. To achieve this, a NIC oscillator type is implemented in the TDK 5111. The input impedance of this oscillator is a negative resistance in series to an inductance. Therefore the load capacitance of the crystal CL (specified by the crystal supplier) is transformed to the capacitance Cv.

$$Cv = \frac{1}{\dfrac{1}{CL} + \omega^2 L} \qquad (1)$$

CL: crystal load capacitance for nominal frequency

ω: angular frequency

L: inductance of the crystal oscillator

Example for the ASK-Mode:

Referring to the application circuit, in ASK-Mode the capacitance C7 is replaced by a short to ground. Assume a crystal frequency of 9.84 MHz and a crystal load capacitance of CL = 12 pF. The inductance L at 9.84 MHz is about 4.4 μH. Therefore C6 is calculated to 10 pF.

$$Cv = \frac{1}{\dfrac{1}{CL} + \omega^2 L} = C6$$

Example for the FSK-Mode:

FSK modulation is achieved by switching the load capacitance of the crystal as shown below.

The frequency deviation of the crystal oscillator is multiplied with the divider factor N of the Phase Locked Loop to the output of the power amplifier. In case of small frequency deviations (up to +/- 1000 ppm), the two desired load capacitances can be calculated with the formula below.

$$CL\pm = \frac{CL \mp C0\dfrac{\Delta f}{N * f1}(1+\dfrac{2(C0+CL)}{C1})}{1\pm\dfrac{\Delta f}{N * f1}(1+\dfrac{2(C0+CL)}{C1})}$$

C_L: crystal load capacitance for nominal frequency
C_0: shunt capacitance of the crystal
f: frequency
ω: $\omega = 2\pi f$: angular frequency
N: division ratio of the PLL
df: peak frequency deviation

Because of the inductive part of the TDK 5111, these values must be corrected by formula (1). The value of Cv± can be calculated.

If the FSK switch is closed, Cv- is equal to Cv1 (C6 in the application diagram).
If the FSK switch is open, Cv2 (C7 in the application diagram) can be calculated.

$$Cv2 = C7 = \frac{Csw * Cv1 - (Cv+) * (Cv1 + Csw)}{(Cv+) - Cv1}$$

Csw: parallel capacitance of the FSK switch (3 pF incl. layout parasitics)

Remark: These calculations are only approximations. The necessary values
          depend on the layout also and must be adapted for the specific
          application board.

The 50Ω-Output testboard shows an FSK-deviation of +/- 22.5 kHz, typically.

4.6 Design hints on the buffered clock output (CLKOUT)

The CLKOUT pin is an open collector output. An external pull up resistor (RL)
should be connected between this pin and the positive supply voltage. The
value of RL is depending on the clock frequency and the load capacitance CLD
(PCB board plus input capacitance of the microcontroller). RL can be calculated
to:

$$RL = \frac{1}{fCLKOUT * 8 * CLD}$$

Table 4-2			
fCLKOUT= 615 kHz		fCLKOUT= 2.46 MHz	
CL[pF]	RL[kOhm]	CL[pF]	RL[kOhm]
5	39	5	10
10	18	10	4.7
20	10	20	2.2

Remark: To achieve a low current consumption and a low
          spurious radiation, the largest possible RL should be chosen.

4.7 Application Hints on the Power-Amplifier

The power amplifier operates in a high efficient class C mode. This mode is characterized by a pulsed operation of the power amplifier transistor at a current flow angle of $\theta<<\pi$. A frequency selective network at the amplifier output passes the fundamental frequency component of the pulse spectrum of the collector current to the load. The load and its resonance transformation to the collector of the power amplifier can be generalized by the equivalent circuit of Figure 4-6. The tank circuit L//C//RL in parallel to the output impedance of the transistor should be in resonance at the operating frequency of the transmitter.

Equivalent_power_wmf.

Figure 4-6   Equivalent power amplifier tank circuit

The optimum load at the collector of the power amplifier for "critical" operation under idealized conditions at resonance is:

$$R_{LC} = \frac{V_s^{\,2}}{2P_O}$$

The theoretical value of R_{LC} for an RF output power of P_o= 10 mW is:

$$R_{LC} = \frac{3^2}{2*0.01} = 450\Omega$$

"Critical" operation is characterized by the RF peak voltage swing at the collector of the PA transistor to just reach the supply voltage V_S.

The high degree of efficiency under "critical" operating conditions can be explained by the low power losses at the transistor. During the conducting phase of the transistor, its collector voltage is very small. This way the power loss of the transistor, equal to i_C*u_{CE} , is minimized. This is particularly true for small current flow angles of $\theta<<\pi$.

In practice the RF-saturation voltage of the PA transistor and other parasitics reduce the "critical" R_{LC}.

The output power P_o is reduced by operating in an "overcritical" mode characterised by $R_L > R_{LC}$.
The power efficiency (and the bandwidth) increase when operating at a slightly higher R_L, as shown in Figure 4-7.
The collector efficiency E is defined as

$$E = \frac{P_o}{V_S I_C}$$

The diagram of Figure 4-7 was measured directly at the PA-output at $V_S = 3$ V. Losses in the matching circuitry decrease the output power by about 1.5 dB. As can be seen from the diagram, 250 Ω is the optimum impedance for operation at 3 V. For an approximation of R_{OPT} and P_{OUT} at other supply voltages those 2 formulas can be used:

$$R_{OPT} \sim V_S$$

and

$$P_{OUT} \sim R_{OPT}$$

Power_E_vs_RL.wmf

Figure 4-7   Output power P_o (mW) and collector efficiency E vs. load resistor R_L.

The DC collector current I_c of the power amplifier and the RF output power P_o vary with the load resistor R_L. This is typical for overcritical operation of class C amplifiers. The collector current will show a characteristic dip at the resonance frequency for this type of "overcritical" operation. The depth of this dip will increase with higher values of R_L.

As Figure 4-8 shows, detuning beyond the bandwidth of the matching circuit results in a significant increase of collector current of the power amplifier and in some loss of output power. This diagram shows the data for the circuit of the test board at the frequency of 315 MHz. The effective load resistance of this circuit is $R_L = 250\ \Omega$, which is the optimum impedance for operation at 3 V. This will lead to a dip of the collector current of approx. 10%.

pout_vs_frequ.wmf

Figure 4-8   Output power and collector current vs. frequency

C3, L2-C2 and C8 are the main matching components which are used to transform the 50 Ω load at the SMA-RF-connector to a higher impedance at the PA-output (250 Ω @ 3 V). L1 can be used for some finetuning of the resonant frequency but should not become too small in order to keep its losses low.

The transformed impedance of 250+j0 Ω at the PA-output-pin can be verified with a network analyzer using the following measurement procedure:

1. Calibrate your network analyzer.

2. Connect some short, low-loss 50 Ω cable to your network analyzer with an open end on one side. Semirigid cable works best.

3. Use the „Port Extension" feature of your network analyzer to shift the reference plane of your network analyzer to the open end of the cable.

4. Connect the center-conductor of the cable to the solder pad of the pin „PA" of the IC. The outer conductor has to be grounded. Very short connections have to be used. Do not remove the IC or any part of the matching-components!

5. Screw a 50 Ω dummy-load on the RF-I/O-SMA-connector

6. Be sure that your network analyzer is AC-coupled and turn on the power supply of the IC. The TDK5111 has to be in PLL-Enable-Mode.

7. Measure the S-parameter S11

```
▶1:S11 Refl Port1    Smith       1 U FS                    C?
▷2:Off

                              j50
                   j25                  j100     Meas1:Mkr1  315.000 MHz
                                                            241.6Ω
                                                            4.208Ω
                                                            2.126nH
          j10                                   j250

       Ω
       0      10    25    50   100   250      ∞

          -j10                                  -j250

                   -j25                 -j100
                              -j50

    Center 315.000 MHz                   Span 100.000 MHz
```

Plot0.pcx

Figure 4-9   Sparam_measured_200M

Above you can see the measurement of the evalboard with a span of 200 MHz. The evalboard has been optimized for 3 V. The load is about 250+j0 Ω at 315 MHz.

A tuning-free realization requires a careful design of the components within the matching network. A simple linear CAE-tool will help to see the influence of tolerances of matching components.

Suppression of spurious harmonics may require some additional filtering within the antenna matching circuit. The total spectrum of the 50 Ω-Output testboard can be summarized as:

Table 4-3	
Frequency	**Output Power 315 MHz Testboard**
315 MHz	+10 dBm
315 MHz − 9.84 MHz	−72 dBc
315 MHz + 9.84 MHz	−73 dBc
2nd harmonic	−55 dBc
3rd harmonic	−77 dBc

There should be no problem to achieve compliance with the FCC-radio-regulations.

5 Reference

Contents of this Chapter

5.1 Absolute Maximum Ratings

The AC / DC characteristic limits are not guaranteed. The maximum ratings must not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result.

Table 5-1

Parameter	Symbol	Limit Values		Unit	Remarks
		Min	Max		
Junction Temperature	T_J	-40	150	°C	
Storage Temperature	T_s	-40	125	°C	
Supply Voltage	V_S	-0.3	4.0	V	
Thermal Resistance	R_{thJA}		230	K/W	
Voltage at any pin excluding pin 14	V_{pins}	-0.3	$V_S + 0.3$	V	
Voltage at pin 14	V_{pin14}	-0.3	$2 * V_S$	V	No ESD-Diode to V_S
Current into pin 11	I_{pin11}	-10	10	mA	
ESD integrity, all pins	V_{ESD}	-1	+1	kV	JEDEC Standard JESD22-A114-B
ESD integrity, all pins excluding pin 11 and pin 14	V_{ESD}	-2.5	+2.5	kV	JEDEC Standard JESD22-A114-B

Ambient Temperature under bias: T_A = -40°C to +125°C

Note: All voltages referred to ground (pins) unless stated otherwise.

Pins 5, 12 and 13 are grounded.

5.2 Operating Range

Within the operating range the IC operates as described in the circuit description.

Table 5-2

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min	Max		
Supply voltage	V_S	2.1	4.0	V	
Ambient temperature	T_A	-40	125	°C	

5.3 AC/DC Characteristics

5.3.1 AC/DC Characteristics at 3V, 25°C

Table 5-3 Supply Voltage V_S = 3 V, Ambient temperature T_{amb} = 25°C						
Parameter	**Symbol**	**Limit Values**			**Unit**	**Test Conditions**
		Min	**Typ**	**Max**		
Current consumption						
Power-Down mode	$I_{S\ PDWN}$		0.25	100	nA	V (Pins 1, 6 and 7) < 0.2 V
PLL-Enable mode	$I_{S\ PLL\_EN}$		4	5	mA	
Transmit mode	$I_{S\ TRANSM}$		14	16.5	mA	Load tank see Figure 4-1 and 4-2
Power Down Mode Control (Pin 1)						
Power-Down mode	V_{PDWN}	0		0.7	V	V_{ASKDTA} < 0.2 V V_{FSKDTA} < 0.2 V
PLL-Enable mode	V_{PDWN}	1.5		V_S	V	V_{ASKDTA} < 0.5 V
Transmit mode	V_{PDWN}	1.5		V_S	V	V_{ASKDTA} > 1.5 V
Input bias current PDWN	I_{PDWN}			30	µA	V_{PDWN} = V_S
Low Power Detect Output (Pin 2)						
Internal pull up current	I_{LPD1}	30			µA	V_S = 2.3 V ... V_S
Input current low voltage	I_{LPD2}	1			mA	V_S = 1.9 V ... 2.1 V
Loop Filter (Pin 4)						
VCO tuning voltage	V_{LF}	V_S - 1.4		V_S - 0.7	V	f_{VCO} = 630 MHz
Output frequency range 315 MHz-band	$f_{OUT,\ 315}$	305	315	325	MHz	V_{FSEL} = 0 V f_{OUT} = f_{VCO} / 2
ASK Modulation Data Input (Pin 6)						
ASK Transmit disabled	V_{ASKDTA}	0		0.5	V	
ASK Transmit enabled	V_{ASKDTA}	1.5		V_S	V	
Input bias current ASKDTA	I_{ASKDTA}			30	µA	V_{ASKDTA} = V_S
Input bias current ASKDTA	I_{ASKDTA}	-20			µA	V_{ASKDTA} = 0 V
ASK data rate	f_{ASKDTA}			20	kHz	

Table 5-3 Supply Voltage V_S = 3 V, Ambient temperature T_{amb} = 25°C						
Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
FSK Modulation Data Input (Pin 7)						
FSK Switch on	V_{FSKDTA}	0		0.5	V	
FSK Switch off	V_{FSKDTA}	1.5		V_S	V	
Input bias current FSKDTA	I_{FSKDTA}			30	µA	$V_{FSKDTA} = V_S$
Input bias current FSKDTA	I_{FSKDTA}	-20			µA	$V_{FSKDTA} = 0$ V
FSK data rate	f_{FSKDTA}			20	kHz	
Clock Driver Output (Pin 8)						
Output current (High)	I_{CLKOUT}			5	µA	$V_{CLKOUT} = V_S$
Saturation Voltage (Low)[1]	V_{SATL}			0.56	V	$I_{CLKOUT} = 1$ mA
Clock Divider Control (Pin 9)						
Setting Clock Driver output frequency f_{CLKOUT}=2.46 MHz	V_{CLKDIV}	0		0.2	V	
Setting Clock Driver output frequency f_{CLKOUT}=615 kHz	V_{CLKDIV}				V	pin open
Input bias current CLKDIV	I_{CLKDIV}			30	µA	$V_{CLKDIV} = V_S$
Input bias current CLKDIV	I_{CLKDIV}	-20			µA	$V_{CLKDIV} = 0$ V
Crystal Oscillator Input (Pin 10)						
Load capacitance	$C_{COSCmax}$			5	pF	
Serial Resistance of the crystal				100	Ω	f = 9.84 MHz
Input inductance of the COSC pin		3.4	4.4	5.4	µH	f = 9.84 MHz
FSK Switch Output (Pin 11)						
On resistance	R_{FSKOUT}			250	Ω	$V_{FSKDTA} = 0$ V
On capacitance	C_{FSKOUT}			6	pF	$V_{FSKDTA} = 0$ V
Off resistance	R_{FSKOUT}	10			kΩ	$V_{FSKDTA} = V_S$
Off capacitance	C_{FSKOUT}			1.5	pF	$V_{FSKDTA} = V_S$

Table 5-3 Supply Voltage V_S = 3 V, Ambient temperature T_{amb} = 25°C						
Parameter	**Symbol**	**Limit Values**			**Unit**	**Test Conditions**
		Min	**Typ**	**Max**		
Power Amplifier Output (Pin 14)						
Output Power[2] transformed to 50 Ohm	P_{OUT315}	8.4	10.4	12.4	dBm	f_{OUT} = 315 MHz V_{FSEL} = 0 V
Frequency Range Selection (Pin 15)						
Transmit frequency 315 MHz	V_{FSEL}	0		0.5	V	
Input bias current FSEL	I_{FSEL}			25	µA	V_{FSEL} = V_S
Input bias current FSEL	I_{FSEL}	-20			µA	V_{FSEL} = 0 V
Crystal Frequency Selection (Pin 16)						
Crystal frequency 9.84 MHz	V_{CSEL}				V	pin open
Input bias current CSEL	I_{CSEL}			50	µA	V_{CSEL} = V_S
Input bias current CSEL	I_{CSEL}	-20			µA	V_{CSEL} = 0 V

1)   Derating linearly to a saturation voltage of max. 140 mV at I_{CLKOUT} = 0 mA
2)   Power amplifier in overcritical C-operation
    Matching circuitry as used in the 50 Ohm-Output Testboard at the specified frequency.
    Tolerances of the passive elements not taken into account.

5.3.2 AC/DC Characteristics at 2.1 V ... 4.0 V, -40°C ... +125°C

Table 5-4 Supply Voltage V_S = 2.1 V ... 4.0 V, Ambient temperature T_{amb} = -40°C ... +125°C						
Parameter	**Symbol**	**Limit Values**			**Unit**	**Test Conditions**
		Min	**Typ**	**Max**		
Current consumption						
Power-Down mode	$I_{S\ PDWN}$			4	µA	V (Pins 1, 6 and 7) < 0.2 V
PLL-Enable mode	$I_{S\ PLL\_EN}$		4		mA	
Transmit mode Load tank see Figure 4-1 and 4-2	$I_{S\ TRANSM}$		11.4	15	mA	V_S = 2.1 V
	$I_{S\ TRANSM}$		14	17.5	mA	V_S = 3.0 V
	$I_{S\ TRANSM}$		16.5	19.5	mA	V_S = 4.0 V
Power Down Mode Control (Pin 1)						
Power-Down mode	V_{PDWN}	0		0.5	V	V_{ASKDTA} < 0.2 V V_{FSKDTA} < 0.2 V
PLL-Enable mode	V_{PDWN}	1.5		V_S	V	V_{ASKDTA} < 0.5 V
Transmit mode	V_{PDWN}	1.5		V_S	V	V_{ASKDTA} > 1.5 V
Input bias current PDWN	I_{PDWN}			38	µA	V_{PDWN} = V_S
Low Power Detect Output (Pin 2)						
Internal pull up current	I_{LPD1}	30			µA	V_S = 2.3 V ... V_S
Input current low voltage	I_{LPD2}	0.5			mA	V_S = 1.9 V ... 2.1 V
Loop Filter (Pin 4)						
VCO tuning voltage	V_{LF}	V_S - 1.85		V_S - 0.45	V	f_{VCO} = 630 MHz
Output frequency range [1] 315 MHz-band	$f_{OUT,\ 315}$	311	315	317	MHz	V_{FSEL} = 0 V f_{OUT} = f_{VCO} / 2
ASK Modulation Data Input (Pin 6)						
ASK Transmit disabled	V_{ASKDTA}	0		0.5	V	
ASK Transmit enabled	V_{ASKDTA}	1.5		V_S	V	
Input bias current ASKDTA	I_{ASKDTA}			33	µA	V_{ASKDTA} = V_S
Input bias current ASKDTA	I_{ASKDTA}	-20			µA	V_{ASKDTA} = 0 V
ASK data rate	f_{ASKDTA}			20	kHz	

1) The output-frequency range can be increased by limiting the temperature and supply voltage range.
Minimum f_{OUT} − 1 MHz => Minimum T_{amb} + 10°C
Maximum f_{OUT} + 1 MHz => Maximum T_{amb} − 10°C
Maximum f_{OUT} + 1 MHz => Minimum V_S + 50 mV, max. + 20 MHz.

Table 5-4 Supply Voltage V_S = 2.1 V ... 4.0 V, Ambient temperature T_{amb} = -40°C ... +125°C						
Parameter	**Symbol**	**Limit Values**			**Unit**	**Test Conditions**
		Min	**Typ**	**Max**		
FSK Modulation Data Input (Pin 7)						
FSK Switch on	V_{FSKDTA}	0		0.5	V	
FSK Switch off	V_{FSKDTA}	1.5		V_S	V	
Input bias current FSKDTA	I_{FSKDTA}			35	μA	$V_{FSKDTA} = V_S$
Input bias current FSKDTA	I_{FSKDTA}	-20			μA	V_{FSKDTA} = 0 V
FSK data rate	f_{FSKDTA}			20	kHz	
Clock Driver Output (Pin 8)						
Output current (High)	I_{CLKOUT}			5	μA	$V_{CLKOUT} = V_S$
Saturation Voltage (Low)[1]	V_{SATL}			0.5	V	I_{CLKOUT} = 0.6 mA
Clock Divider Control (Pin 9)						
Setting Clock Driver output frequency f_{CLKOUT}=2.46 MHz	V_{CLKDIV}	0		0.2	V	
Setting Clock Driver output frequency f_{CLKOUT}=615 kHz	V_{CLKDIV}				V	pin open
Input bias current CLKDIV	I_{CLKDIV}			30	μA	$V_{CLKDIV} = V_S$
Input bias current CLKDIV	I_{CLKDIV}	-20			μA	V_{CLKDIV} = 0 V
Crystal Oscillator Input (Pin 10)						
Load capacitance	$C_{COSCmax}$			5	pF	
Serial Resistance of the crystal				100	Ω	f = 9.84 MHz
Input inductance of the COSC pin		3	4.4	6.1	μH	f = 9.84 MHz
FSK Switch Output (Pin 11)						
On resistance	R_{FSKOUT}			280	Ω	V_{FSKDTA} = 0 V
On capacitance	C_{FSKOUT}			6	pF	V_{FSKDTA} = 0 V
Off resistance	R_{FSKOUT}	10			kΩ	$V_{FSKDTA} = V_S$
Off capacitance	C_{FSKOUT}			1.5	pF	$V_{FSKDTA} = V_S$

1) Derating linearly to a saturation voltage of max. 140 mV at I_{CLKOUT} = 0 mA

Table 5-4 Supply Voltage V_S = 2.1 V ... 4.0 V, Ambient temperature T_{amb} = -40°C ... +125°C						
Parameter	Symbol	Limit Values			Unit	Test Conditions
		Min	Typ	Max		
Power Amplifier Output (Pin 14)						
Output Power [1] at 315 MHz transformed to 50 Ohm.	$P_{OUT, 315}$	5.9	7.5	8.7	dBm	V_S = 2.1 V
	$P_{OUT, 315}$	7.7	10.4	12.4	dBm	V_S = 3.0 V
V_{FSEL} = 0 V	$P_{OUT, 315}$	8.4	11.7	14.2	dBm	V_S = 4.0 V
Frequency Range Selection (Pin 15)						
Transmit frequency 315 MHz	V_{FSEL}	0		0.5	V	
Input bias current FSEL	I_{FSEL}			35	µA	V_{FSEL} = V_S
Input bias current FSEL	I_{FSEL}	-20			µA	V_{FSEL} = 0 V
Crystal Frequency Selection (Pin 16)						
Crystal frequency 9.84 MHz	V_{CSEL}				V	pin open
Input bias current CSEL	I_{CSEL}			55	µA	V_{CSEL} = V_S
Input bias current CSEL	I_{CSEL}	-25			µA	V_{CSEL} = 0 V

1) Matching circuitry as used in the 50 Ohm-Output Testboard.
   Range @ 2.1 V, +25°C: 7.5 dBm +/- 1 dBm
Typ. temperature dependency at 2.1 V: +0.2 dBm@-40°C and -0.6 dBm@+125°C, reference +25°C
   Range @ 3.0 V, +25°C: 10.4 dBm +/- 2.0 dBm
Typ. temperature dependency at 3.0 V: -0.2 dBm@-40°C and -0.7 dBm@+125°C, reference +25°C.
   Range @ 4.0 V, +25°C: 11.7 dBm +/- 2.5 dBm
Typ. temperature dependency at 4.0 V: -0.8 dBm@-40°C and -0.6 dBm@+125°C, reference +25°C.
   Tolerances of the passive elements not taken into account.

A smaller load impedance reduces the supply-voltage dependency.
A higher load impedance reduces the temperature dependency.