





# **DUAL DIFFERENTIAL PECL DRIVER/RECEIVER**

#### **FEATURES**

- **Functional Replacement for the Agere BTF1A**
- **Driver Features** 
  - Third-State Logic Low Output
  - ESD Protection HBM > 3 kV, CDM > 2 kV
  - No Line Loading when V<sub>CC</sub> = 0
  - Capable of Driving 50-Ω loads
  - 2.0-ns Maximum Propagation Delay
  - 0.2-ns Output Skew (typical)
- **Receiver Features** 
  - High-Input Impedance Approximately 8 kΩ
  - 4.0-ns Maximum Propagation Delay
  - 50-mV Hysteresis
  - Slew Rate Limited (1 ns min 80% to 20%)
  - ESD Protection HBM > 3 kV, CDM > 2 kV
  - -1.1-V to 7.1-V Input Voltage Range
- **Common Device Features** 
  - Common Enable for Each Driver/Receiver Pair
  - Operating Temperature Range: -40°C to
  - Single 5.0 V ± 10% Supply
  - Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

#### DESCRIPTION

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.


The power-down loading characteristics of the receiver input circuit are approximately 8 kΩ relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.


All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 kΩ that are connected to V<sub>CC</sub> to ensure a logical high level input if the inputs are open circuited.

#### **PIN ASSIGNMENTS** DW AND D PACKAGE (TOP VIEW)



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **Enable Truth Table**

ED	ER	D1	D2	R1	R2	
0	0	Active	Active	Active	Active	
1	0	Disabled	Disabled	Active	Active	
0	1	Active	Active	Disabled	Disabled	
1	1	Disabled	Disabled	Disabled	Disabled	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

PART NUMBER	PART MARKING	PACKAGE <sup>(1)</sup>	LEAD FINISH	STATUS
TB5T1DW	TB5T1	Gull-Wing SOIC	NiPdAu	Production
TB5T1D	TB5T1	SOIC	NiPdAu	Production

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **POWER DISSIPATION RATINGS**

PACKAG E	CIRCUIT BOARD MODEL	POWER RATING T <sub>A</sub> ≤ 25°C	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT WITH NO AIR FLOW	DERATING FACTOR (1)  T <sub>A</sub> ≥ 25°C	POWER RATING T <sub>A</sub> = 85°C
D	Low-K <sup>(2)</sup>	752 mW	132.8°C/W	7.5 mW/°C	301 mW
U	High-K <sup>(3)</sup>	1160 mW	85.8°C/W	11.7 mW/°C	466 mW
DW	Low-K <sup>(2)</sup>	814 mW	122.7°C/W	8.2 mW/°C	325 mW
DW	High-K <sup>(3)</sup>	1200 mW	83.1°C/W	12 mW/°C	481 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
- (2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

#### THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
0	Junction-to-board thermal resistance	D	48.4	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	DW	55.2	°C/W
0	Junction-to-case thermal resistance	D	45.1	°C/W
$\theta_{JC}$	Junction-to-case thermal resistance	DW	48.1	°C/W

 $\label{eq:copyright} \ @\ 2003-2007,\ Texas\ Instruments\ Incorporated$  Product Folder Link(s): \$TB5T1\$



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			UNIT
Supply vol	tage, V <sub>CC</sub>		0 V to 6 V
Magnitude	of differential bus (input) voltage,  V <sub>RI1</sub> - V <sub>f</sub>	8.4 V	
ECD.	Human Body Model (2)	All pins	±3 kV
ESD	Charged-Device Model (3)	All pins	±2 kV
Continuous	s power dissipation	See Dissipation Rating Table	
Storage te	mperature, T <sub>stg</sub>	-65°C to 150°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	V
Bus pin input voltage, V <sub>RI1</sub> , V <sub>RI2</sub> , or V <sub>RI2</sub>	-1.2 <sup>(1)</sup>		7.2	V
Magnitude of differential input voltage, $ V_{R11} - V_{R11} $ , $ V_{R12} - V_{R12} $	0.1		6	V
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Supply gurrent	Outputs disabled			40	mA
	Supply current	Outputs enabled			40	mA

Copyright © 2003–2007, Texas Instruments Incorporated

Submit Documentation Feedback

Tested in accordance with JEDEC Standard 22, Test Method A114-A. Tested in accordance with JEDEC Standard 22, Test Method C101.



#### THIRD STATE

A TB5T1 driver produces pseudo-ECL levels and has a third state mode, which is different from a conventional TTL device. When a TB5T1 driver is placed in the third state, the base of the output transistors are pulled low, bringing the outputs below the active-low level of standard PECL devices. (For example: The TB5T1 low output level is typically 2.7 V, while the third state noninverting output level is typically 1.2 V.) In a bidirectional, multipoint bus application, the driver of one device, which is in its third state, can be back driven by another driver on the bus whose voltage in the low state is lower than the 3-stated device. This could be due to differences between individual driver's power supplies. In this case, the device in the third state controls the line, thus clamping the line and reducing the signal swing. If the difference between the driver power supplies is small, this consideration can be ignored. Again using the TB5T1 driver as an example, a typical supply voltage difference between separate drivers of > 2 V can exist without significantly affecting the amplitude of the signal.

#### DRIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	Output high voltage <sup>(1)</sup>			V <sub>CC</sub> - 1.8	V <sub>CC</sub> - 1.3	V <sub>CC</sub> - 0.8	V
V <sub>OL</sub>	Output low voltage <sup>(1)</sup>			V <sub>OH</sub> - 1.4	V <sub>OH</sub> - 1.2	V <sub>OH</sub> - 0.7	V
V <sub>OD</sub>	Differential output voltage,  V <sub>OH</sub> - V <sub>OL</sub>			0.7	1.1	1.4	V
V <sub>OH</sub>	Output high voltage <sup>(1)</sup>			V <sub>CC</sub> - 1.8	V <sub>CC</sub> - 1.3	V <sub>CC</sub> - 0.8	V
V <sub>OL</sub>	Output low voltage <sup>(1)</sup>		T <sub>A</sub> = 0C to 85C	V <sub>OH</sub> - 1.4	V <sub>OH</sub> - 1.1	V <sub>OH</sub> - 0.5	V
V <sub>OD</sub>	Differential output voltage,  V <sub>OH</sub> - V <sub>OL</sub>		0.5	1.1	1.4	V	
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output vo	ltage	C <sub>L</sub> = 5 pF, See Figure 7		230	600	mV
V <sub>OZH</sub>	Third state output high voltage <sup>(1)</sup>	DO1, DO2		1.4	1.8	2.2	
V <sub>OZD</sub>	Third state deferential output voltage <sup>(1)</sup>	V <sub>DOn</sub> - V <sub>DOn</sub>	V <sub>CC</sub> = 4.5 V	-0.47 <sup>(2)</sup>	-0.6		V
V <sub>IL</sub>	Input low voltage (3)		V <sub>CC</sub> = 5.5 V			0.8	V
V <sub>IH</sub>	Input high voltage		V <sub>CC</sub> = 4.5 V	2			V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = 4.5 \text{ V}, I_{I} = -5 \text{ mA}$			-1 <sup>(2)</sup>	V
	Chart singuit autout auropat(4)		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V			-250 <sup>(2)</sup>	mA
Ios	Short-circuit output current (4)		$V_{CC} = 5.5 \text{ V}, V_{OD} = 0 \text{ V}$			10 <sup>(2)</sup>	mA
I <sub>IL</sub>	Input low current		$V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}$			-400 <sup>(2)</sup>	Α
I <sub>IH</sub>	Input high current		$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$			20	Α
I <sub>IH</sub>	Input reverse current		$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$			100	Α
C <sub>IN</sub>	Input Capacitance				5		pF

<sup>(1)</sup> Values are with terminations as per Figure 6.

Submit Documentation Feedback

<sup>(2)</sup> This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

<sup>(3)</sup> The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

<sup>(4)</sup> Test must be performed one lead at a time to prevent damage to the device. No test circuit attached.



#### RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Output low voltage		$V_{CC} = 4.5 \text{ V}, I_{OL} = 8.0 \text{ mA}$			0.4	V
$V_{OH}$	Output high voltage		$V_{CC} = 4.5 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4			V
$V_{IL}$	Enable input low voltage <sup>(1)</sup>	V <sub>CC</sub> = 5.5 V			0.8	V	
V <sub>IH</sub>	Enable input high voltage <sup>(1)</sup>		V <sub>CC</sub> = 4.5 V	2			V
V <sub>IK</sub>	Enable input clamp voltage		$V_{CC} = 4.5 \text{ V}, I_{I} = -5 \text{ mA}$			-1 <sup>(2)</sup>	V
V <sub>TH+</sub>	Positive-going differential input threshold voltage <sup>(1)</sup>	V <sub>Rin</sub> - V <sub>Rin</sub>	n = 1 or 2			100	mV
$V_{TH-}$	Negative-going differential input threshold voltage <sup>(1)</sup>	V <sub>Rin</sub> - V <sub>Rin</sub>	n = 1 or 2			-100 <sup>(2)</sup>	mV
$V_{HYST}$	Differential input threshold voltage hysteresis	(V <sub>TH+</sub> - V <sub>TH-</sub> )			50		mV
I <sub>OZL</sub>	Off-state output low current (high Z)		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.4 V			-20 <sup>(2)</sup>	μΑ
I <sub>OZH</sub>	Off-state output high current (high Z)		$V_{CC} = 5.5 \text{ V}, V_{O} = 2.4 \text{ V}$			20	μΑ
Ios	Short circuit output current <sup>(3)</sup>		V <sub>CC</sub> = 5.5 V			-100 <sup>(2)</sup>	mA
I <sub>IL</sub>	Enable input low current		V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V			-400 <sup>(2)</sup>	μΑ
I <sub>IH</sub>	Enable input high current		$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7 \text{ V}$			20	μΑ
I <sub>IH</sub>	Enable input reverse current		$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$			100	μΑ
IIL	Differential input low current	$V_{CC} = 5.5V, V_{IN} = -1.2 V$			-2 <sup>(2)</sup>	mA	
I <sub>IH</sub>	Differential input high current		$V_{CC} = 5.5V, V_{IN} = 7.2 V$			1	mA
R <sub>O</sub>	Output resistance				20		Ω

<sup>(1)</sup> The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

#### **DRIVER SWITCHING CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>P1</sub>	Propagation delay time, input high to output <sup>(1)</sup>	C <sub>L</sub> = 5 pF, See Figure 2 and Figure 6		1.2	2	ns
t <sub>P2</sub>	Propagation delay time, input low to output <sup>(1)</sup>			1.2	2	ns
$\Delta t_P$	Capacitive delay			0.01	0.03	ns/pF
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	C <sub>L</sub> = 5 pF, See Figure 3 and Figure 6		8	12	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output			7	12	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output			4	12	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output			5	12	ns
t <sub>skew1</sub>	Output skew,  t <sub>P1</sub> - t <sub>P2</sub>	C <sub>L</sub> = 5 pF, See Figure 2 and Figure 6		0.15	0.3	ns
t <sub>skew2</sub>	Output skew,  t <sub>PHH</sub> - t <sub>PHL</sub>  ,  t <sub>PLH</sub> - t <sub>PLL</sub>			0.15	1.1	ns
t <sub>skew(pp)</sub>	Part-to-part skew <sup>(2)</sup>			0.1	1	ns
$\Delta t_{skew}$	Output skew, difference between drivers				0.3	ns
t <sub>TLH</sub>	Rise time (20%-80%)			0.7	2	ns
t <sub>THL</sub>	Fall time (80%-20%)			0.7	2	ns

<sup>(1)</sup> Parameters t<sub>P1</sub> and t<sub>P2</sub> are measured from the 1.5 V point of the input to the crossover point of the outputs (see Figure 2).

Copyright © 2003–2007, Texas Instruments Incorporated

Submit Documentation Feedback

<sup>(2)</sup> This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

<sup>(3)</sup> Test must be performed one lead at a time to prevent damage to the device.

<sup>(2)</sup> t<sub>skew(pp)</sub> is the magnitude of the difference in propagation delay times between any specified outputs of two devices when both devices operate with the same supply voltage, at the same temperature, and have identical packages and test circuits.




#### RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C = 0 pE <sup>(1)</sup> See Figure 4 and Figure 9		2.5	4	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	Dutput $C_L = 0 \text{ pF}^{(1)}$ , See Figure 4 and Figure 8 $C_L = 15 \text{ pF}$ , See Figure 4 and Figure 8 $C_L = 15 \text{ pF}$ , See Figure 5 and Figure 9 $C_L = 5 \text{ pF}$ , See Figure 5 and Figure 9 $C_L = 5 \text{ pF}$ , See Figure 5 and Figure 9 $C_L = 5 \text{ pF}$ , See Figure 5 and Figure 9 $C_L = 6 \text{ pF}$ , See Figure 5 and Figure 9 $C_L = 6 \text{ pF}$ , See Figure 8 $C_L = 6 \text{ pF}$ , Ta = 75°C, See Figure 4 and Figure 8 $C_L = 6 \text{ pF}$ , Ta = 75°C, See Figure 4 and Figure 8 $C_L = 6 \text{ pF}$ , Ta = 740°C to 85°C, See Figure 4 and Figure 8 $C_L = 6 \text{ pF}$ , See Figure 4 and Figure 8 $C_L = 6 \text{ pF}$ , See Figure 5 and Figure 8		2.5	4	113
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C - 15 pE See Figure 4 and Figure 9		3	5.5	no
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	CL = 15 pr, See Figure 4 and Figure 8		3	5.5	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	C F pF Coo Figure 5 and Figure 0		6	12	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output	C <sub>L</sub> = 5 pr, See Figure 5 and Figure 9	6	12	ns	
t <sub>skew1</sub>	Dulco width distortion It + 1				0.7	ns
<sup>L</sup> skew1	Pulse width distortion,  t <sub>PHL</sub> - t <sub>PLH</sub>				4	ns
A+	Part-to-part output waveform skew <sup>(2)</sup>			0.8	1.4	ns
Δt <sub>skew1pp</sub>	Part-to-part output wavelorm skew				1.5	ns
$\Delta t_{\text{skew}}$	Same part output waveform skew (2)	C <sub>L</sub> = 10 pF, See Figure 4 and Figure 8			0.3	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	C 10 pF See Figure 5 and Figure 9		3	12	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	OL = 10 pr, See rigule 5 and rigule 6		4	12	ns
t <sub>TLH</sub>	Rise time (20%—80%)	C <sub>1</sub> = 10 pF, See Figure 5 and Figure 8	1		4	ns
t <sub>THL</sub>	Fall time (80%—20%)	C <sub>L</sub> = 10 μr, See rigule 5 and rigule 8	1		4	ns

- (1) The propagation delay values with a 0 pF load are based on design and simulation.
- (2) Output waveform skews are when devices operate with the same supply voltage, same temperature, have the same packages and the same test circuits.



NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load.

Figure 1. Typical Propagation Delay vs Load Capacitance at 25°C



## PARAMETER MEASUREMENT INFORMATION





Figure 2. Driver Propagation Delay Times



A. NOTE: In the third state, OUTPUT is 0.47 V (minimum) more negative than OUTPUT.

Figure 3. Driver Enable and Disable Delay Times for a High Input



# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Receiver Propagation Delay Times





Figure 5. Receiver Enable and Disable Timing

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.




C, includes test-fixture and probe capacitance.

Figure 6. Driver Test Circuit



# PARAMETER MEASUREMENT INFORMATION (continued)



A. NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f$  = 1 ns, pulse repetition rate (PRR) = 0.25 Mbps, pulse width = 500  $\pm$  10 ns.  $C_P$  includes the instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of  $V_{OS(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 7. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 8. Receiver Propagation Delay Time and Enable Time (t<sub>PZH</sub>, t<sub>PZL</sub>) Test Circuit





Figure 9. Receiver Disable Time (t<sub>PHZ</sub>, t<sub>PLZ</sub>) Test Circuit





## **TYPICAL CHARACTERISTICS**






# **TYPICAL CHARACTERISTICS (continued)**









#### APPLICATION INFORMATION

## **Power Dissipation**

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature,  $T_A$ , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature,  $T_J$ . In both of these methods, the device internal power dissipation  $P_D$  needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissipation:

$$\sum (V_{Sn} \times I_{Sn})$$

and then subtracting the total power dissipation of the external load(s):

$$\sum (V_{Ln} \times I_{Ln})$$

The first  $T_J$  calculation uses the power dissipation and ambient temperature, along with one parameter:  $\theta_{JA}$ , the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of  $P_D$  and  $\theta_{JA}$  is the junction temperature rise above the ambient temperature. Therefore:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Note that  $\theta_{JA}$  is highly dependent on the PCB on which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring  $\theta_{JA}$ . Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 17 shows the low-K and high-K values of  $\theta_{JA}$  versus air flow for this device and its package options.




Figure 17. Thermal Impedance vs Air Flow

The standardized  $\theta_{JA}$  values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- θ<sub>JC</sub>, the junction-to-case thermal resistance, in degrees Celsius per watt
- θ<sub>JB</sub>, the junction-to-board thermal resistance, in degrees Celsius per watt
- θ<sub>CA</sub>, the case-to-ambient thermal resistance, in degrees Celsius per watt
- θ<sub>BA</sub>, the board-to-ambient thermal resistance, in degrees Celsius per watt.

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance,  $\theta_{\text{JA(S)}}$ , is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + \left(P_{D} \times \theta_{JA(S)}\right)$$

where

$$\theta_{\mathsf{JA}(\mathsf{S})} = \frac{\left[\left(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}\right) \times \left(\theta_{\mathsf{JB}} + \theta_{\mathsf{BA}}\right)\right]}{\left(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} + \theta_{\mathsf{JB}} + \theta_{\mathsf{BA}}\right)}$$

Submit Documentation Feedback

Copyright © 2003–2007, Texas Instruments Incorporated



#### **Load Circuits**

The test load circuits shown in Figure 6 and Figure 7 are based on a recommended pi type of load circuit shown in Figure 18. The  $100-\Omega$  differential load resistor  $R_T$  at the receiver provide proper termination for the interconnecting transmission line, assuming it has a  $100-\Omega$  characteristic impedance. The two resistors  $R_S$  to ground at the driver end of the transmission line link provide dc current paths for the emitter follower output transistors. The two resistors to ground normally should not be placed at the receiver end, as they shunt the termination resistor, potentially creating an impedance mismatch with undesirable reflections.




Figure 18. A Recommended pi Load Circuit

Another common load circuit, a Y load, is shown in Figure 19. The receiver-end line termination of  $R_T$  is provided by the series combination of the two  $R_{T/2}$  resistors, while the dc current path to ground is provided by the single resistor  $R_S$ . Recommended values, as a function of the nominal supply voltage range, are indicated in the figure.




Figure 19. A Recommended Y Load Circuit

An additional load circuit, similar to one commonly used with ECL and PECL, is shown in Figure 20.




Figure 20. A Recommended PECL-Style Load Circuit

An important feature of all of these recommended load circuits is that they ensure that both of the emitter follower output transistors remain active (conducting current) at all times. When deviating from these recommended values, it is important to make sure that the low-side output transistor does not turn off. Failure to do so increases the  $t_{skew2}$  and  $V_{OC(PP)}$  values, increasing the potential for electromagnetic radiation.





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TB5T1D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5T1	Samples
TB5T1DE4	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5T1	Samples
TB5T1DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TB5T1	Samples
TB5T1DWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TB5T1	Samples
TB5T1DWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5T1	Samples
TB5T1DWRE4	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5T1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013


# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TB5T1DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TB5T1DWR	SOIC	DW	16	2000	367.0	367.0	38.0	

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>