

# Normally – OFF Silicon Carbide Junction Transistor

V <sub>DS</sub>	=	1200 V
$V_{DS(ON)}$	=	1.4 V
$I_D$	=	3 A
R <sub>DS(ON)</sub>	=	470 mΩ

#### **Features**

- 175 °C maximum operating temperature
- Temperature independent switching performance
- Gate oxide free SiC switch
- Suitable for connecting an anti-parallel diode
- · Positive temperature coefficient for easy paralleling
- Low gate charge
- · Low intrinsic capacitance

# Advantages

- SiC transistor most compatible with existing Si gate-drivers
- · Low switching losses
- Higher efficiency
- High temperature operation
- · High short circuit withstand capability

## **Package**

RoHS Compliant





**TO-247AB** 

## **Applications**

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

#### **Absolute Maximum Ratings**

, e				
Parameter	Symbol	Conditions	Values	Unit
Drain – Source Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V	1200	V
Continuous Drain Current	I <sub>D</sub>	T <sub>C,MAX</sub> = 95 °C	3	Α
Gate Peak Current	$I_{GM}$		5	Α
Turn-Off Safe Operating Area	RBSOA	$T_{VJ}$ = 175 °C, $I_G$ = 1 A, Clamped Inductive Load	$I_{D,max} = 3$	Α
Short Circuit Safe Operating Area	SCSOA	$T_{VJ}$ = 175 °C, $I_G$ = 1 A, $V_{DS}$ = 800 V, Non Repetitive	20	μs
Reverse Gate – Source Voltage	$V_{SG}$		30	V
Reverse Drain – Source Voltage	$V_{SD}$		25	V
Power Dissipation	$P_{tot}$	T <sub>C</sub> = 25 °C	91	W
Storage Temperature	T <sub>stg</sub>		-55 to 175	°C

## **Electrical Characteristics**

Parameter	Cumbal	Conditions	Values			l lmi4
	Symbol	Conditions	min.	typ.	max.	Unit
On Characteristics						
		$I_D = 3 \text{ A}, I_G = 250 \text{ mA}, T_j = 25 ^{\circ}\text{C}$		1.4	1.8	
Drain – Source On Voltage	$V_{DS(ON)}$	$I_D = 3 \text{ A}, I_G = 500 \text{ mA}, T_j = 125 °C$		1.6	2.2	V
		$I_D = 3 \text{ A}, I_G = 1000 \text{ mA}, T_j = 175 °C$		2.2	3.0	
		$I_D = 3 \text{ A}, I_G = 250 \text{ mA}, T_i = 25 ^{\circ}\text{C}$		470		
Drain – Source On Resistance	$R_{DS(ON)}$	$I_D = 3 \text{ A}, I_G = 500 \text{ mA}, T_i = 125 °C$		530		mΩ
		$I_D = 3 \text{ A}, I_G = 1000 \text{ mA}, T_i = 175 °C$		730		
Oata Famourd Valtage	$V_{GS(FWD)}$	I <sub>G</sub> = 500 mA, T <sub>j</sub> = 25 °C		3.3		V
Gate Forward Voltage		$I_G = 500 \text{ mA}, T_j = 175 ^{\circ}\text{C}$		3.1		
DC Current Gain	ρ	$V_{DS} = 5 \text{ V}, I_{D} = 3 \text{ A}, T_{i} = 25 \text{ °C}$	45	54		
	β	$V_{DS} = 5 \text{ V}, I_{D} = 3 \text{ A}, T_{j} = 175 ^{\circ}\text{C}$		32		
Off Characteristics						
		V <sub>R</sub> = 1200 V, V <sub>GS</sub> = 0 V, T <sub>j</sub> = 25 °C		0.1	10	
Drain Leakage Current	I <sub>DSS</sub>	$V_R = 1200 \text{ V}, V_{GS} = 0 \text{ V}, T_i = 125 ^{\circ}\text{C}$		0.2	50	μA
•		$V_R = 1200 \text{ V}, V_{GS} = 0 \text{ V}, T_j = 175 ^{\circ}\text{C}$		0.5	100	•
Gate Leakage Current	I <sub>SG</sub>	V <sub>SG</sub> = 20 V, T <sub>j</sub> = 25 °C		20		nA


Pg1 of 8



## **Electrical Characteristics**

Parameter	Symbol Conditions -		Values			Unit
	Symbol	Conditions	min.	typ.	max.	Unit
Capacitance Characteristics						
Gate-Source Capacitance	C <sub>gs</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz		300		pF
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V}, V_{D} = 1 \text{ V}, f = 1 \text{ MHz}$		420		pF
Reverse Transfer/Output Capacitance	$C_{rss}/C_{oss}$	$V_D = 1 V, f = 1 MHz$		120		pF
Switching Characteristics						
Turn On Delay Time	$t_{d(on)}$	$T_i = 25  {}^{\circ}\text{C},  V_{DS} = 800  \text{V},  I_D = 3  \text{A},$		15		ns
Rise Time	t <sub>r</sub>	Single-Level Gate Drive,		5		ns
Turn Off Delay Time	$t_{d(off)}$	$R_G = 44 \Omega, C_G = 9 nF,$		30		ns
Fall Time	t <sub>f</sub>	V <sub>CC</sub> = 15 V, V <sub>EE</sub> = -8 V, IXDD614 Gate Drive IC.		50		ns
Turn-On Energy Per Pulse	E <sub>on</sub>	L = 1.05 mH, FWD = GB05SLT12,		120		μJ
Turn-Off Energy Per Pulse	E <sub>off</sub>	Refer to Fig. 15 for gate current		25		μJ
Total Switching Energy	E <sub>ts</sub>	waveform		140		μJ
Turn On Delay Time	$t_{d(on)}$	$T_i = 175 ^{\circ}\text{C},  V_{DS} = 800 ^{\circ}\text{V},  I_D = 3 ^{\circ}\text{A},$		5		ns
Rise Time	t <sub>r</sub>	Single-Level Gate Drive,		5		ns
Turn Off Delay Time	$t_{d(off)}$	$R_G = 44 \Omega$ , $C_G = 9 nF$ ,		50		ns
Fall Time	t <sub>f</sub>	V <sub>GH</sub> = 20 V, V <sub>GL</sub> = 6 V, V <sub>EE</sub> = -5 V, IXDD614 Gate Drive IC.		60		ns
Turn-On Energy Per Pulse	E <sub>on</sub>	L = 1.05 mH, FWD = GB05SLT12,		135		μJ
Turn-Off Energy Per Pulse	E <sub>off</sub>	Refer to Fig. 15 for gate current		30		μJ
Total Switching Energy	E <sub>ts</sub>	waveform		160		μJ
Thermal Characteristics						
Thermal resistance, junction - case	R <sub>thJC</sub>			1.64		°C/W

# **Figures**








Figure 2: Typical Output Characteristics at 125 °C






Figure 3: Typical Output Characteristics at 175 °C




Figure 5: Normalized On-Resistance and Current Gain vs. Temperature




Figure 7: Capacitance Characteristics




Figure 4: Typical Gate Source I-V Characteristics vs.
Temperature




Figure 6: Typical Blocking Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Typical Hard-switched Turn On Waveforms




Figure 11: Typical Turn On Energy Losses and Switching Times vs. Temperature




Figure 13: Typical Turn On Energy Losses vs. Drain Current




Figure 10: Typical Hard-switched Turn Off Waveforms




Figure 12: Typical Turn Off Energy Losses and Switching Times vs. Temperature




Figure 14: Typical Turn Off Energy Losses vs. Drain Current






Figure 15: Typical Gate Current Waveform




Figure 17: Power Derating Curve




Figure 19: Turn-Off Safe Operating Area




Figure 16: Typical Hard Switched Device Power Loss vs. Switching Frequency <sup>1</sup>




Figure 18: Forward Bias Safe Operating Area




Figure 20: Transient Thermal Impedance

<sup>1 –</sup> Representative values based on device switching energy loss. Actual losses will depend on gate drive conditions, device load, and circuit topology.



**Commercial Gate Drivers Compatible with GA03JT12-247** 

			Available Features				
Manufacturer	Part Number	Peak Current Capability	Peak Current Width Control	Optical Signal Isolation	Desaturation Detection	Under Voltage Lockout	
Avago Tech.	ACPL-322J	2.5	_	✓	✓	✓	
IXYS	IXD_604	4.0	-	-	-	_	
IXYS	IXD_609	9.0	-	_	_	_	
IXYS	IXD_614	14.0	-	-	-	-	
Micrel	MIC4452YN	12.0	-	-	-	_	
Microsemi	LX1780QLQ	15.0	✓	-	-	✓	
Texas Instruments	UCC27322	9.0	_	_	_	_	

SiC SJTs do NOT require a current-driven gate driver. Modern Si IGBT drivers offer sufficient gate currents to drive SJTs. This is a partial list of widely available commercial Silicon IGBT/MOSFET gate drivers which may be used to drive the GA03JT12-247. Specific product information including advanced features and pinouts should be obtained from the individual product manufacturer's websites.

The GA03JT12-247 can be driven similar to silicon IGBTs or MOSFETs in which a gate driver IC is used to supply positive gate current peaks to the device at turn-on and negative current peaks at turn-off. Unlike the IGBT or MOSFET, the GA03JT12-247 also requires a continuous gate current for the device to remain on after the initial current peak. An example gate current waveform for the GA03JT12-247 is shown in Fig. 15.

#### Single-Level SJT Gate Drive

Producing the necessary gate current peaks and continuous currents can be accomplished by using a gate drive circuit shown in Fig. 21. The gate driver output node is connected to an NPN/PNP silicon BJT pair in a totem pole configuration which provide gate current to the SJT gate. The NPN/PNP pair are controlled by the gate drive IC connected through base resistor  $R_b$ . The pair's output at node  $N_t$  is connected to gate resistor  $R_G$  and capacitor  $C_G$  placed in parallel and connected to the SJT gate terminal. The gate resistor determines the continuous gate current. The gate capacitor produces positive and negative current peaks, which enable fast charging and discharging of the SJT's terminal capacitances. Additional detail on the single-level SJT gate driving technique is discussed in GeneSiC Semiconductor Application Note AN-10A. (http://www.genesicsemi.com/index.php/references/notes)




Figure 21: Single-Level SJT Gate Diver Configuration (\* External signal isolation is recommended for non-isolated gate driver ICs.)

#### **Single-Level Gate Drive Conditions**

Parameter	Cumbal	Conditions		Values		
Parameter	Symbol	Conditions	Min.	Optimum	Max.	
Supply Voltage	V <sub>cc</sub>			15	20	V
Negative Supply Voltage	$V_{EE}$		-10	-5		V
Output Current, Peak	I <sub>OUT, pk</sub>	Package Limited,	1.0	1.5		Α
Output Current, Continuous	I <sub>OUT</sub>	I <sub>D</sub> = 3.0 A, T = 175 °C	0.15	0.25		Α

### **Output Gate Components**

Gate Resistance	$R_G$	$V_{CC}$ = 15 V, $I_{G} \approx 0.25$ A, T = 175 °C	15	44	Ω
Gate Capacitance	$C_G$	$V_{CC} = 15 \text{ V I}_{G,pk} \approx 1.5 \text{ A}, \text{ T} = 175 ^{\circ}\text{C}$	5	7	nF
Base Resistor	R₀			10	Ω
NPN/PNP R IT Output Buffer	0, 0,	2N6107/2N6292 pair or equivalent **			

<sup>\* -</sup> Complimentary BJT pair with I<sub>C</sub> ≥ 5 A and V<sub>CEO</sub> ≥ 60 V



#### **Two-Level SJT Gate Drive**

The GA03JT12-247 can also be driven with a gate drive circuit shown in Fig. 22, in which two gate drive ICs and NPN/PNP pairs are operated with different supply voltage ( $V_{CC}$ ) levels in order to minimize gate drive losses. By using a separate lower voltage output gate driver IC connected to gate resistor  $R_G$ , the power consumption of the continuous current is reduced. Additional detail on the two-level SJT gate driving technique is discussed in GeneSiC Semiconductor Application Note AN-10B. (<a href="http://www.genesicsemi.com/index.php/references/notes">http://www.genesicsemi.com/index.php/references/notes</a>)




Figure 22: Two-Level SJT Gate Diver Configuration for Reduced Drive Losses (\* External signal isolation is recommended for non-isolated gate driver ICs.)

## **Two-Level Gate Drive Conditions**

Parameter	Symbol Conditions			Values	Unit
Farameter	Зуппоот	Conditions	min.	Optimum	max.
Supply Voltage, High Level Driver	$V_{CC}(V_{GH}^{+})$		12	18	V
Supply Voltage, Low Level Driver	$V_{CC}(V_{GL}^{\dagger})$		5	6	V
Negative Supply Voltage	$V_{EE}$		-10	-5	V
Output Current, Peak	I <sub>OUT</sub>	Package Limited,	1.0	1.5	Α
Output Current, Continuous	I <sub>out</sub>	$I_D = 3.0 \text{ A}, T = 175 ^{\circ}\text{C}$	0.15	0.25	Α

#### **Output Gate Components**


Gate Resistance	$R_G$	$V_{GL} = 5.5 \text{ V}, I_{G} \approx 0.25 \text{ A}, T = 175 ^{\circ}\text{C}$	1.6	5	Ω
Gate Capacitance	$C_G$	$V_{GH} = 18 \text{ V}, I_{G,pk} \approx 1.5 \text{ A}, T = 175 ^{\circ}\text{C}$	5 9		nF
Base Resistor	R₀		10		Ω
NPN/PNP BJT Output Buffer	$Q_1, Q_2$	2N6107/2N6292 pa	ir or equivalent*	*	<u> </u>

<sup>\*\* -</sup> Complimentary BJT pair with  $I_C \ge 5$  A and  $V_{CEO} \ge 60$  V

<sup>+</sup> – Consult application note AN-10B for more information on parameters  $V_{GH}$  and  $V_{GL}$ .



#### **Package Dimensions**



#### NOTE

- 1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Revision History						
Date	Revision	Comments	Supersedes			
2014/02/05	6	Updated Electrical Characteristics				
2013/12/18	5	Updated Gate Drive Section				
2013/11/12	4	Updated Electrical Characteristics				
2013/08/30	3	Updated Switching Characteristics				
2013/06/24	2	Updated Electrical Characteristics				
2013/02/21	1	Revised Electrical Characteristics				
2012/11/30	0	Initial release				

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

GeneSiC is not responsible for third-party component performance and does not guarantee similar results.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



## **SPICE Model Parameters**

This is a secure document. Please copy this code from the SPICE model PDF file on our website (<a href="http://www.genesicsemi.com/images/products-sic/sjt/GA03JT12-247-SPICE.pdf">http://www.genesicsemi.com/images/products-sic/sjt/GA03JT12-247-SPICE.pdf</a>) into LTSPICE (version 4) software for simulation of the GA03JT12-247.

```
MODEL OF GeneSiC Semiconductor Inc.
     $Revision: 1.0
                                $
     $Date: 26-AUG-2013
     GeneSiC Semiconductor Inc.
    43670 Trade Center Place Ste. 155
    Dulles, VA 20166
    COPYRIGHT (C) 2013 GeneSiC Semiconductor Inc.
     ALL RIGHTS RESERVED
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
.model GA03JT12 NPN
+ IS 3.01E-49
+ ISE
         1.00E-27
          3.2
+ EG
          58.5
+ BF
+ BR
         0.55
         200
+ IKF
+ NF
         1
+ NE
         2
+ RB
         0.26
+ RE
         0.184170194
         0.342829806
+ RC
+ CJC
         1.37E-10
+ VJC
         3.150960833
+ MJC
          0.43821105
+ CJE
         2.97E-10
+ VJE
         2.901930244
        0.475141754
+ MJE
+ XTI
         3
+ XTB
          -1.24
+ TRC1
         5.00E-3
+ VCEO
         1200
+ ICRATING 3
      GeneSiC Semiconductor
+ MFG
```

\* End of GA03JT12 SPICE Model