SCES397A-JULY 2002-REVISED AUGUST 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- Ideal for Use in PC133 Register DIMM
- Typical Output Skew . . . <250 ps
- $V_{CC}$  = 3.3 V  $\pm$  0.3 V . . . Normal Range
- V<sub>CC</sub> = 2.7 V to 3.6 V . . . Extended Range
- $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$
- Rail-to-Rail Output Swing for Increased Noise Margin
- Balanced Output Drivers . . . ±18 mA
- Low Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


## **DESCRIPTION/ORDERING INFORMATION**

This 18-bit universal bus driver is designed for 2.3-V to 3.6-V  $V_{\rm CC}$  operation.

Data flow from A to Y is controlled by the output-enable  $(\overline{OE})$  input. The device operates in the transparent mode when the latch-enable (LE) input is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The SN74ALVCF162835 has series damping resistors in the device output structure that reduce switching noise in 128-MB and 256-MB SDRAM modules. Designed with a drive capability of  $\pm 18$  mA, this device is a midway drive between the SN74ALVC162835 ( $\pm 12$  mA) and SN74ALVC16835 ( $\pm 24$  mA).

# DGG, DGV, OR DL PACKAGE (TOP VIEW)



NC - No internal connection

#### ORDERING INFORMATION

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
400C to 050C	SSOP - DL	Tube	SN74ALVCF162835DL	ALVCF162835
	330F - DL	Tape and reel	SN74ALVCF162835DLR	ALVCF 102033
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCF162835GR	ALVCF162835
	TVSOP - DGV	Tape and reel	SN74ALVCF162835VR	VF2835

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCES397A-JULY 2002-REVISED AUGUST 2004



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The SN74ALVCF162835 is a faster version of the SN74ALVC162835. It is suitable for PC133 applications and, particularly, SDRAM modules clocked at 133 MHz.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### **FUNCTION TABLE**

	IN	PUTS		OUTPUT
ŌĒ	LE	CLK	Α	Y
Н	Χ	Χ	Χ	Z
L	Н	Χ	L	L
L	Н	X	Н	н
L	L	$\uparrow$	L	L
L	L	$\uparrow$	Н	н
L	L	L or H	Χ	Y <sub>0</sub> <sup>(1)</sup>

 Output level before the indicated steady-state input conditions were established

# **LOGIC DIAGRAM (POSITIVE LOGIC)**





SCES397A-JULY 2002-REVISED AUGUST 2004

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			N	ΛIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-	0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-	0.5	4.6	V
Vo	Output voltage range (2)(3)		-	0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$V_1 < 0$ or $V_1 < V_{CC}$			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA
Io	Continuous output current	•			±50	mA
	Continuous current through each V <sub>CC</sub> or 0	GND			±100	mA
		DGG package			64	
$\theta_{JA}$	Package thermal impedance (4)	DGV package			48	°C/W
		DL package			56	
T <sub>stg</sub>	Storage temperature range			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS(1)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	3.6	V
	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V
V <sub>IH</sub>	r light-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
	Low level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
V <sub>I</sub>	Input voltage		0	$V_{CC}$	V
Vo	Output voltage		0	$V_{CC}$	V
		V <sub>CC</sub> = 2.3 V		-6	
		V <sub>CC</sub> = 2.3 V		-8	
	High level output ourrent	V - 2.7.V		-6	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	ША
		V <sub>CC</sub> = 3 V		-8	
		v <sub>CC</sub> = 3 v		-18	
		V <sub>CC</sub> = 2.3 V		6	
		V <sub>CC</sub> = 2.3 V		8	
	Low level output ourrent	V - 2.7.V		6	mA
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	ША
		V - 2 V		8	
		V <sub>CC</sub> = 3 V		18	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>3)</sup> This value is limited to 4.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCES397A-JULY 2002-REVISED AUGUST 2004



# **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDIT	IONS	v <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		I <sub>OH</sub> = -0.1 mA		2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			
		I <sub>OH</sub> = -6 mA		2.3 V	1.9			
		I <sub>OH</sub> = -8 mA		2.3 V	1.7			
V <sub>OH</sub>		I <sub>OH</sub> = -6 mA		2.7 V	2.2			V
		I <sub>OH</sub> = -12 mA		2.7 V	2			
$I_{OH} = -8 \text{ m}$		I <sub>OH</sub> = -8 mA		3 V	2.4			
		I <sub>OH</sub> = -18 mA		3 V	2			
		I <sub>OL</sub> = 0.1 mA		2.3 V to 3.6 V			0.2	
		I <sub>OL</sub> = 6 mA		221/			0.4	
		I <sub>OL</sub> = 8 mA		2.3 V			0.55	
V <sub>OL</sub>		I <sub>OL</sub> = 6 mA		2.7 V			0.4	V
		I <sub>OL</sub> = 12 mA	2.7 V			0.6		
		I <sub>OL</sub> = 8 mA		2.1/			0.55	
		I <sub>OL</sub> = 18 mA		3 V			0.8	
V <sub>IK</sub>		$V_{CC} = 2.3 \text{ V}, \qquad \qquad I_{I} = -1$	8 mA	3.6 V			-1.2	V
V <sub>hys</sub>		V <sub>CC</sub> = 3.6 V		3.6 V		100		mV
I		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μΑ
I <sub>OZ</sub>		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	)	3.6 V		0.1	40	μΑ
$\Delta I_{CC}$		One input at V <sub>CC</sub> - 0.6 V, Other	inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ
C <sub>i</sub>	Inputs	V <sub>I</sub> = 0 V		3.3 V		3.5		pF
C <sub>o</sub>	Outputs	$V_O = 0 V$		3.3 V		4.5		pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Figure 2)

				V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency				150		150		150	MHz
	Pulse duration	LE high		3.3		3.3		3.3		20
t <sub>w</sub>	Pulse duration	CLK high or low		3.3		3.3		3.3		ns
		Data before CLK↑	1.8		1.5		1			
t <sub>su</sub>	Setup time	Data before LE↓	CLK high	1.9		1.6		1.5		ns
		Data before LEV	CLK low	1.3		1.1		1		
	Hold time	Data after CLK↑		0.6		0.6		0.6	·	20
t <sub>h</sub>	noid time	Data after LE↓	CLK high or low	1.4		1.7		1.4		ns



SCES397A-JULY 2002-REVISED AUGUST 2004

# **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Figure 2)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
	A		1	4		4.6	1	3.5	
t <sub>pd</sub>	LE	Y	1.3	5.5		5.4	1.3	4.6	ns
·	CLK		1.4	5.9		5.6	1.4	3.5	
t <sub>en</sub>	ŌĒ	Y	1.4	5.9	-	6	1.1	5	ns
t <sub>dis</sub>	ŌĒ	Y	1	4.7		4.6	1.3	4.2	ns
t <sub>sk(o)</sub>								500	ps

# **SWITCHING CHARACTERISTICS**

from  $0^{\circ}$ C to  $65^{\circ}$ C,  $C_{L} = 50 \text{ pF}$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1	UNIT	
	(INFOT)	(001701)	MIN	MAX	
t <sub>pd</sub>	CLK	Υ	1.8	3.5	ns


# **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

		PARAMETER		TEST CO	NDITIONS	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
		PARAMETER		TEST CO	MDITIONS	TYP	TYP	UNIT
Γ		Dower discinction conscitones	Outputs enabled	C 0.5F	f 10 MH=	27	33	pF
	C <sub>pd</sub> Power dissipation capacitance		Outputs disabled	$C_L = 0 \text{ pF},$	f = 10 MHz	16	21	ρг



# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z  $_{O}$  = 50  $\Omega,\,t_{f}$   $\leq$  2 ns,  $t_{f}$   $\leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{Pl,7}$  and  $t_{PH7}$  are the same as  $t_{dis}$ .
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

SCES397A-JULY 2002-REVISED AUGUST 2004

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ALVCF162835GR	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCF162835
SN74ALVCF162835GR.B	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCF162835
SN74ALVCF162835VR	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VF2835
SN74ALVCF162835VR.B	Active	Production	TVSOP (DGV)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VF2835

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCF162835GR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74ALVCF162835VR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

www.ti.com 24-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCF162835GR	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74ALVCF162835VR	TVSOP	DGV	56	2000	356.0	356.0	45.0

# DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025